1
HCU4 Configuration Details
3
Memory Bank 0 -- Flash chip
4
---------------------------
6
0xfff00000 - 0xffffffff
8
The flash chip is really only 512Kbytes, but the high address bit of
9
the 1Meg region is ignored, so the flash is replicated through the
10
region. Thus, this is consistent with a flash base address 0xfff80000.
12
The placement at the end is to be consistent with reset behavior,
13
where the processor itself initially uses this bus to load the branch
14
vector and start running.
19
0xf4000000 - 0xf4000fff
21
The 405GPr includes a 4K on-chip memory that can be placed however
22
software chooses. I choose to place the memory at this address, to
23
keep it out of the cachable areas.
29
0xef600300 - 0xef6008ff
31
These are scattered various peripherals internal to the PPC405GPr
34
Chip-Select 2: Flash Memory
35
---------------------------
39
Chip-Select 3: CAN Interface
40
----------------------------
44
Chip-Select 4: IMC-bus standard
45
-------------------------------
47
Our IO-Bus (slow version)
50
Chip-Select 5: IMC-bus fast (inactive)
51
--------------------------------------
53
Our IO-Bus (fast, but not yet use)
56
Memory Bank 1 -- SDRAM
57
-------------------------------------
59
0x00000000 - 0x1ffffff # Default 32 MB