2
* board/mx1ads/syncflash.c
5
* Techware Information Technology, Inc.
6
* http://www.techware.com.tw/
8
* Ming-Len Wu <minglen_wu@techware.com.tw>
10
* This program is free software; you can redistribute it and/or
11
* modify it under the terms of the GNU General Public License as
12
* published by the Free Software Foundation; either version 2 of
13
* the License, or (at your option) any later version.
15
* This program is distributed in the hope that it will be useful,
16
* but WITHOUT ANY WARRANTY; without even the implied warranty of
17
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18
* GNU General Public License for more details.
20
* You should have received a copy of the GNU General Public License
21
* along with this program; if not, write to the Free Software
22
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27
/*#include <mc9328.h>*/
28
#include <asm/arch/imx-regs.h>
30
typedef unsigned long * p_u32;
32
/* 4Mx16x2 IAM=0 CSD1 */
34
flash_info_t flash_info[CONFIG_SYS_MAX_FLASH_BANKS]; /* info for FLASH chips */
36
/* Following Setting is for CSD1 */
37
#define SFCTL 0x00221004
38
#define reg_SFCTL __REG(SFCTL)
40
#define SYNCFLASH_A10 (0x00100000)
42
#define CMD_NORMAL (0x81020300) /* Normal Mode */
43
#define CMD_PREC (CMD_NORMAL + 0x10000000) /* Precharge Command */
44
#define CMD_AUTO (CMD_NORMAL + 0x20000000) /* Auto Refresh Command */
45
#define CMD_LMR (CMD_NORMAL + 0x30000000) /* Load Mode Register Command */
46
#define CMD_LCR (CMD_NORMAL + 0x60000000) /* LCR Command */
47
#define CMD_PROGRAM (CMD_NORMAL + 0x70000000)
49
#define MODE_REG_VAL (CONFIG_SYS_FLASH_BASE+0x0008CC00) /* Cas Latency 3 */
52
#define LCR_READSTATUS (0x0001C000) /* 0x70 */
53
#define LCR_ERASE_CONFIRM (0x00008000) /* 0x20 */
54
#define LCR_ERASE_NVMODE (0x0000C000) /* 0x30 */
55
#define LCR_PROG_NVMODE (0x00028000) /* 0xA0 */
56
#define LCR_SR_CLEAR (0x00014000) /* 0x50 */
58
/* Get Status register */
62
reg_SFCTL = CMD_PROGRAM;
63
tmp = __REG(CONFIG_SYS_FLASH_BASE);
65
reg_SFCTL = CMD_NORMAL;
67
reg_SFCTL = CMD_LCR; /* Activate LCR Mode */
68
tmp1 = __REG(CONFIG_SYS_FLASH_BASE + LCR_SR_CLEAR);
73
/* check if SyncFlash is ready */
79
if ((tmp & 0x00800000) && (tmp & 0x001C0000)) {
80
printf ("SyncFlash Error code %08x\n",tmp);
83
if ((tmp & 0x00000080) && (tmp & 0x0000001C)) {
84
printf ("SyncFlash Error code %08x\n",tmp);
87
if (tmp == 0x00800080) /* Test Bit 7 of SR */
93
/* Issue the precharge all command */
94
void SF_PrechargeAll(void) {
98
reg_SFCTL = CMD_PREC; /* Set Precharge Command */
99
tmp = __REG(CONFIG_SYS_FLASH_BASE + SYNCFLASH_A10); /* Issue Precharge All Command */
102
/* set SyncFlash to normal mode */
103
void SF_Normal(void) {
107
reg_SFCTL = CMD_NORMAL;
110
/* Erase SyncFlash */
111
void SF_Erase(u32 RowAddress) {
114
reg_SFCTL = CMD_NORMAL;
115
tmp = __REG(RowAddress);
117
reg_SFCTL = CMD_PREC;
118
tmp = __REG(RowAddress);
120
reg_SFCTL = CMD_LCR; /* Set LCR mode */
121
__REG(RowAddress + LCR_ERASE_CONFIRM) = 0; /* Issue Erase Setup Command */
123
reg_SFCTL = CMD_NORMAL; /* return to Normal mode */
124
__REG(RowAddress) = 0xD0D0D0D0; /* Confirm */
129
void SF_NvmodeErase(void) {
132
reg_SFCTL = CMD_LCR; /* Set to LCR mode */
133
__REG(CONFIG_SYS_FLASH_BASE + LCR_ERASE_NVMODE) = 0; /* Issue Erase Nvmode Reg Command */
135
reg_SFCTL = CMD_NORMAL; /* Return to Normal mode */
136
__REG(CONFIG_SYS_FLASH_BASE + LCR_ERASE_NVMODE) = 0xC0C0C0C0; /* Confirm */
141
void SF_NvmodeWrite(void) {
144
reg_SFCTL = CMD_LCR; /* Set to LCR mode */
145
__REG(CONFIG_SYS_FLASH_BASE+LCR_PROG_NVMODE) = 0; /* Issue Program Nvmode reg command */
147
reg_SFCTL = CMD_NORMAL; /* Return to Normal mode */
148
__REG(CONFIG_SYS_FLASH_BASE+LCR_PROG_NVMODE) = 0xC0C0C0C0; /* Confirm not needed */
151
/****************************************************************************************/
153
ulong flash_init(void) {
157
/* Turn on CSD1 for negating RESETSF of SyncFLash */
159
reg_SFCTL |= 0x80000000; /* enable CSD1 for SyncFlash */
162
reg_SFCTL = CMD_LMR; /* Set Load Mode Register Command */
163
tmp = __REG(MODE_REG_VAL); /* Issue Load Mode Register Command */
169
flash_info[i].flash_id = FLASH_MAN_MT | FLASH_MT28S4M16LC;
171
flash_info[i].size = FLASH_BANK_SIZE;
172
flash_info[i].sector_count = CONFIG_SYS_MAX_FLASH_SECT;
174
memset(flash_info[i].protect, 0, CONFIG_SYS_MAX_FLASH_SECT);
176
for (j = 0; j < flash_info[i].sector_count; j++) {
177
flash_info[i].start[j] = CONFIG_SYS_FLASH_BASE + j * 0x00100000;
180
flash_protect(FLAG_PROTECT_SET,
181
CONFIG_SYS_FLASH_BASE,
182
CONFIG_SYS_FLASH_BASE + monitor_flash_len - 1,
185
flash_protect(FLAG_PROTECT_SET,
187
CONFIG_ENV_ADDR + CONFIG_ENV_SIZE - 1,
190
return FLASH_BANK_SIZE;
193
void flash_print_info (flash_info_t *info) {
197
switch (info->flash_id & FLASH_VENDMASK) {
198
case (FLASH_MAN_MT & FLASH_VENDMASK):
202
printf("Unknown Vendor ");
206
switch (info->flash_id & FLASH_TYPEMASK) {
207
case (FLASH_MT28S4M16LC & FLASH_TYPEMASK):
208
printf("2x FLASH_MT28S4M16LC (16MB Total)\n");
211
printf("Unknown Chip Type\n");
216
printf(" Size: %ld MB in %d Sectors\n",
217
info->size >> 20, info->sector_count);
219
printf(" Sector Start Addresses: ");
221
for (i = 0; i < info->sector_count; i++) {
225
printf (" %08lX%s", info->start[i],
226
info->protect[i] ? " (RO)" : " ");
232
/*-----------------------------------------------------------------------*/
234
int flash_erase (flash_info_t *info, int s_first, int s_last) {
235
int iflag, cflag, prot, sect;
238
/* first look for protection bits */
240
if (info->flash_id == FLASH_UNKNOWN)
241
return ERR_UNKNOWN_FLASH_TYPE;
243
if ((s_first < 0) || (s_first > s_last))
246
if ((info->flash_id & FLASH_VENDMASK) != (FLASH_MAN_MT & FLASH_VENDMASK))
247
return ERR_UNKNOWN_FLASH_VENDOR;
251
for (sect = s_first; sect <= s_last; ++sect) {
252
if (info->protect[sect])
257
printf("protected!\n");
258
return ERR_PROTECTED;
261
* Disable interrupts which might cause a timeout
262
* here. Remember that our exception vectors are
263
* at address 0 in the flash, and we don't want a
264
* (ticker) exception to happen while the flash
265
* chip is in programming mode.
268
cflag = icache_status();
270
iflag = disable_interrupts();
272
/* Start erase on unprotected sectors */
273
for (sect = s_first; sect <= s_last && !ctrlc(); sect++) {
275
printf("Erasing sector %2d ... ", sect);
277
/* arm simple, non interrupt dependent timer */
279
reset_timer_masked();
284
SF_Erase(CONFIG_SYS_FLASH_BASE + (0x0100000 * sect));
291
printf("User Interrupt!\n");
302
/*-----------------------------------------------------------------------
303
* Copy memory to flash.
306
int write_buff (flash_info_t *info, uchar *src, ulong addr, ulong cnt) {
309
for(i = 0; i < cnt; i += 4) {
313
reg_SFCTL = CMD_PROGRAM; /* Enter SyncFlash Program mode */
314
__REG(addr + i) = __REG((u32)src + i);