2
* @file IxEthAccMii_p.h
4
* @author Intel Corporation
7
* @brief MII Header file
13
* IXP400 SW Release version 2.0
15
* -- Copyright Notice --
18
* Copyright 2001-2005, Intel Corporation.
19
* All rights reserved.
22
* Redistribution and use in source and binary forms, with or without
23
* modification, are permitted provided that the following conditions
25
* 1. Redistributions of source code must retain the above copyright
26
* notice, this list of conditions and the following disclaimer.
27
* 2. Redistributions in binary form must reproduce the above copyright
28
* notice, this list of conditions and the following disclaimer in the
29
* documentation and/or other materials provided with the distribution.
30
* 3. Neither the name of the Intel Corporation nor the names of its contributors
31
* may be used to endorse or promote products derived from this software
32
* without specific prior written permission.
35
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS ``AS IS''
36
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
37
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
38
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
39
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
40
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
41
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
42
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
43
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
44
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
48
* -- End of Copyright Notice --
51
#ifndef IxEthAccMii_p_H
52
#define IxEthAccMii_p_H
54
/* MII definitions - these have been verified against the LXT971 and LXT972 PHYs*/
56
#define IXP425_ETH_ACC_MII_MAX_REG 32 /* max register per phy */
58
#define IX_ETH_ACC_MII_REG_SHL 16
59
#define IX_ETH_ACC_MII_ADDR_SHL 21
61
/* Definitions for MII access routines*/
63
#define IX_ETH_ACC_MII_GO BIT(31)
64
#define IX_ETH_ACC_MII_WRITE BIT(26)
65
#define IX_ETH_ACC_MII_TIMEOUT_10TH_SECS 5
66
#define IX_ETH_ACC_MII_10TH_SEC_IN_MILLIS 100
67
#define IX_ETH_ACC_MII_READ_FAIL BIT(31)
69
#define IX_ETH_ACC_MII_PHY_DEF_DELAY 300 /* max delay before link up, etc. */
70
#define IX_ETH_ACC_MII_PHY_NO_DELAY 0x0 /* do not delay */
71
#define IX_ETH_ACC_MII_PHY_NULL 0xff /* PHY is not present */
72
#define IX_ETH_ACC_MII_PHY_DEF_ADDR 0x0 /* default PHY's logical address */
74
#ifndef IX_ETH_ACC_MII_MONITOR_DELAY
75
# define IX_ETH_ACC_MII_MONITOR_DELAY 0x5 /* in seconds */
78
/* Register definition */
80
#define IX_ETH_ACC_MII_CTRL_REG 0x0 /* Control Register */
81
#define IX_ETH_ACC_MII_STAT_REG 0x1 /* Status Register */
82
#define IX_ETH_ACC_MII_PHY_ID1_REG 0x2 /* PHY identifier 1 Register */
83
#define IX_ETH_ACC_MII_PHY_ID2_REG 0x3 /* PHY identifier 2 Register */
84
#define IX_ETH_ACC_MII_AN_ADS_REG 0x4 /* Auto-Negotiation */
85
/* Advertisement Register */
86
#define IX_ETH_ACC_MII_AN_PRTN_REG 0x5 /* Auto-Negotiation */
87
/* partner ability Register */
88
#define IX_ETH_ACC_MII_AN_EXP_REG 0x6 /* Auto-Negotiation */
89
/* Expansion Register */
90
#define IX_ETH_ACC_MII_AN_NEXT_REG 0x7 /* Auto-Negotiation */
91
/* next-page transmit Register */
93
IxEthAccStatus ixEthAccMdioShow (void);
94
IxEthAccStatus ixEthAccMiiInit(void);
95
void ixEthAccMiiUnload(void);
97
#endif /*IxEthAccMii_p_H*/