3
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4
* Marius Groeger <mgroeger@sysgo.de>
7
* David Mueller, ELSOFT AG, <d.mueller@elsoft.ch>
9
* See file CREDITS for list of people who contributed to this
12
* This program is free software; you can redistribute it and/or
13
* modify it under the terms of the GNU General Public License as
14
* published by the Free Software Foundation; either version 2 of
15
* the License, or (at your option) any later version.
17
* This program is distributed in the hope that it will be useful,
18
* but WITHOUT ANY WARRANTY; without even the implied warranty of
19
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20
* GNU General Public License for more details.
22
* You should have received a copy of the GNU General Public License
23
* along with this program; if not, write to the Free Software
24
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
30
#include <asm/arch/s3c24x0_cpu.h>
32
DECLARE_GLOBAL_DATA_PTR;
36
#if FCLK_SPEED==0 /* Fout = 203MHz, Fin = 12MHz for Audio */
40
#elif FCLK_SPEED==1 /* Fout = 202.8MHz */
58
static inline void delay (unsigned long loops)
60
__asm__ volatile ("1:\n"
62
"bne 1b":"=r" (loops):"0" (loops));
66
* Miscellaneous platform dependent initialisations
71
struct s3c24x0_clock_power * const clk_power =
72
s3c24x0_get_base_clock_power();
73
struct s3c24x0_gpio * const gpio = s3c24x0_get_base_gpio();
75
/* to reduce PLL lock time, adjust the LOCKTIME register */
76
clk_power->LOCKTIME = 0xFFFFFF;
79
clk_power->MPLLCON = ((M_MDIV << 12) + (M_PDIV << 4) + M_SDIV);
81
/* some delay between MPLL and UPLL */
85
clk_power->UPLLCON = ((U_M_MDIV << 12) + (U_M_PDIV << 4) + U_M_SDIV);
87
/* some delay between MPLL and UPLL */
90
/* set up the I/O ports */
91
gpio->GPACON = 0x007FFFFF;
92
gpio->GPBCON = 0x00044555;
93
gpio->GPBUP = 0x000007FF;
94
gpio->GPCCON = 0xAAAAAAAA;
95
gpio->GPCUP = 0x0000FFFF;
96
gpio->GPDCON = 0xAAAAAAAA;
97
gpio->GPDUP = 0x0000FFFF;
98
gpio->GPECON = 0xAAAAAAAA;
99
gpio->GPEUP = 0x0000FFFF;
100
gpio->GPFCON = 0x000055AA;
101
gpio->GPFUP = 0x000000FF;
102
gpio->GPGCON = 0xFF95FFBA;
103
gpio->GPGUP = 0x0000FFFF;
104
gpio->GPHCON = 0x002AFAAA;
105
gpio->GPHUP = 0x000007FF;
107
/* arch number of SMDK2410-Board */
108
gd->bd->bi_arch_number = MACH_TYPE_SMDK2410;
110
/* adress of boot parameters */
111
gd->bd->bi_boot_params = 0x30000100;
121
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
122
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
127
#ifdef CONFIG_CMD_NET
128
int board_eth_init(bd_t *bis)
132
rc = cs8900_initialize(0, CONFIG_CS8900_BASE);