2
* (C) Copyright 2007-2009 DENX Software Engineering
4
* MPC512x Internal Memory Map
6
* This program is free software; you can redistribute it and/or
7
* modify it under the terms of the GNU General Public License as
8
* published by the Free Software Foundation; either version 2 of
9
* the License, or (at your option) any later version.
11
* This program is distributed in the hope that it will be useful,
12
* but WITHOUT ANY WARRANTY; without even the implied warranty of
13
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14
* GNU General Public License for more details.
16
* You should have received a copy of the GNU General Public License
17
* along with this program; if not, write to the Free Software
18
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21
* Based on the MPC83xx header.
24
#ifndef __IMMAP_512x__
25
#define __IMMAP_512x__
27
#include <asm/types.h>
28
#if defined(CONFIG_E300)
33
* System reset offset (PowerPC standard)
35
#define EXC_OFF_SYS_RESET 0x0100
36
#define _START_OFFSET EXC_OFF_SYS_RESET
38
#define SPR_5121E 0x80180000
41
* IMMRBAR - Internal Memory Register Base Address
43
#define CONFIG_DEFAULT_IMMR 0xFF400000 /* Default IMMR base address */
44
#define IMMRBAR 0x0000 /* Register offset to immr */
45
#define IMMRBAR_BASE_ADDR 0xFFF00000 /* Base address mask */
46
#define IMMRBAR_RES ~(IMMRBAR_BASE_ADDR)
50
typedef struct law512x {
51
u32 bar; /* Base Addr Register */
52
u32 ar; /* Attributes Register */
56
* System configuration registers
58
typedef struct sysconf512x {
59
u32 immrbar; /* Internal memory map base address register */
61
u32 lpbaw; /* LP Boot Access Window */
62
u32 lpcs0aw; /* LP CS0 Access Window */
63
u32 lpcs1aw; /* LP CS1 Access Window */
64
u32 lpcs2aw; /* LP CS2 Access Window */
65
u32 lpcs3aw; /* LP CS3 Access Window */
66
u32 lpcs4aw; /* LP CS4 Access Window */
67
u32 lpcs5aw; /* LP CS5 Access Window */
68
u32 lpcs6aw; /* LP CS6 Access Window */
69
u32 lpcs7aw; /* LP CS7 Access Window */
71
law512x_t pcilaw[3]; /* PCI Local Access Window 0-2 Registers */
73
law512x_t ddrlaw; /* DDR Local Access Window */
75
u32 mbxbar; /* MBX Base Address */
76
u32 srambar; /* SRAM Base Address */
77
u32 nfcbar; /* NFC Base Address */
79
u32 spridr; /* System Part and Revision ID Register */
80
u32 spcr; /* System Priority Configuration Register */
84
#define LAWBAR_BAR 0xFFFFF000 /* Base address mask */
87
* Watch Dog Timer (WDT) Registers
89
typedef struct wdt512x {
91
u32 swcrr; /* System watchdog control register */
92
u32 swcnr; /* System watchdog count register */
94
u16 swsrr; /* System watchdog service register */
99
* RTC Module Registers
101
typedef struct rtclk512x {
106
* General Purpose Timer
108
typedef struct gpt512x {
113
* Integrated Programmable Interrupt Controller
115
typedef struct ipic512x {
120
* System Arbiter Registers
122
typedef struct arbiter512x {
123
u32 acr; /* Arbiter Configuration Register */
124
u32 atr; /* Arbiter Timers Register */
125
u32 ater; /* Arbiter Transfer Error Register */
126
u32 aer; /* Arbiter Event Register */
127
u32 aidr; /* Arbiter Interrupt Definition Register */
128
u32 amr; /* Arbiter Mask Register */
129
u32 aeatr; /* Arbiter Event Attributes Register */
130
u32 aeadr; /* Arbiter Event Address Register */
131
u32 aerr; /* Arbiter Event Response Register */
138
typedef struct reset512x {
139
u32 rcwl; /* Reset Configuration Word Low Register */
140
u32 rcwh; /* Reset Configuration Word High Register */
142
u32 rsr; /* Reset Status Register */
143
u32 rmr; /* Reset Mode Register */
144
u32 rpr; /* Reset protection Register */
145
u32 rcr; /* Reset Control Register */
146
u32 rcer; /* Reset Control Enable Register */
150
/* RSR - Reset Status Register */
151
#define RSR_SWSR 0x00002000 /* software soft reset */
152
#define RSR_SWHR 0x00001000 /* software hard reset */
153
#define RSR_JHRS 0x00000200 /* jtag hreset */
154
#define RSR_JSRS 0x00000100 /* jtag sreset status */
155
#define RSR_CSHR 0x00000010 /* checkstop reset status */
156
#define RSR_SWRS 0x00000008 /* software watchdog reset status */
157
#define RSR_BMRS 0x00000004 /* bus monitop reset status */
158
#define RSR_SRS 0x00000002 /* soft reset status */
159
#define RSR_HRS 0x00000001 /* hard reset status */
160
#define RSR_RES ~(RSR_SWSR | RSR_SWHR |\
161
RSR_JHRS | RSR_JSRS | RSR_CSHR | RSR_SWRS |\
162
RSR_BMRS | RSR_SRS | RSR_HRS)
164
/* RMR - Reset Mode Register */
165
#define RMR_CSRE 0x00000001 /* checkstop reset enable */
166
#define RMR_CSRE_SHIFT 0
167
#define RMR_RES (~(RMR_CSRE))
169
/* RCR - Reset Control Register */
170
#define RCR_SWHR 0x00000002 /* software hard reset */
171
#define RCR_SWSR 0x00000001 /* software soft reset */
172
#define RCR_RES (~(RCR_SWHR | RCR_SWSR))
174
/* RCER - Reset Control Enable Register */
175
#define RCER_CRE 0x00000001 /* software hard reset */
176
#define RCER_RES (~(RCER_CRE))
181
typedef struct clk512x {
182
u32 spmr; /* System PLL Mode Register */
183
u32 sccr[2]; /* System Clock Control Registers */
184
u32 scfr[2]; /* System Clock Frequency Registers */
186
u32 bcr; /* Bread Crumb Register */
187
u32 pscccr[12]; /* PSC0-11 Clock Control Registers */
188
u32 spccr; /* SPDIF Clock Control Register */
189
u32 cccr; /* CFM Clock Control Register */
190
u32 dccr; /* DIU Clock Control Register */
191
u32 msccr[4]; /* MSCAN1-4 Clock Control Registers */
195
/* SPMR - System PLL Mode Register */
196
#define SPMR_SPMF 0x0F000000
197
#define SPMR_SPMF_SHIFT 24
198
#define SPMR_CPMF 0x000F0000
199
#define SPMR_CPMF_SHIFT 16
201
/* System Clock Control Register 1 commands */
202
#define CLOCK_SCCR1_CFG_EN 0x80000000
203
#define CLOCK_SCCR1_LPC_EN 0x40000000
204
#define CLOCK_SCCR1_NFC_EN 0x20000000
205
#define CLOCK_SCCR1_PATA_EN 0x10000000
206
#define CLOCK_SCCR1_PSC_EN(cn) (0x08000000 >> (cn))
207
#define CLOCK_SCCR1_PSCFIFO_EN 0x00008000
208
#define CLOCK_SCCR1_SATA_EN 0x00004000
209
#define CLOCK_SCCR1_FEC_EN 0x00002000
210
#define CLOCK_SCCR1_TPR_EN 0x00001000
211
#define CLOCK_SCCR1_PCI_EN 0x00000800
212
#define CLOCK_SCCR1_DDR_EN 0x00000400
214
/* System Clock Control Register 2 commands */
215
#define CLOCK_SCCR2_DIU_EN 0x80000000
216
#define CLOCK_SCCR2_AXE_EN 0x40000000
217
#define CLOCK_SCCR2_MEM_EN 0x20000000
218
#define CLOCK_SCCR2_USB1_EN 0x10000000
219
#define CLOCK_SCCR2_USB2_EN 0x08000000
220
#define CLOCK_SCCR2_I2C_EN 0x04000000
221
#define CLOCK_SCCR2_BDLC_EN 0x02000000
222
#define CLOCK_SCCR2_SDHC_EN 0x01000000
223
#define CLOCK_SCCR2_SPDIF_EN 0x00800000
224
#define CLOCK_SCCR2_MBX_BUS_EN 0x00400000
225
#define CLOCK_SCCR2_MBX_EN 0x00200000
226
#define CLOCK_SCCR2_MBX_3D_EN 0x00100000
227
#define CLOCK_SCCR2_IIM_EN 0x00080000
229
/* SCFR1 System Clock Frequency Register 1 */
230
#define SCFR1_IPS_DIV 0x3
231
#define SCFR1_IPS_DIV_MASK 0x03800000
232
#define SCFR1_IPS_DIV_SHIFT 23
234
#define SCFR1_PCI_DIV 0x6
235
#define SCFR1_PCI_DIV_MASK 0x00700000
236
#define SCFR1_PCI_DIV_SHIFT 20
238
#define SCFR1_LPC_DIV_MASK 0x00003800
239
#define SCFR1_LPC_DIV_SHIFT 11
241
/* SCFR2 System Clock Frequency Register 2 */
242
#define SCFR2_SYS_DIV 0xFC000000
243
#define SCFR2_SYS_DIV_SHIFT 26
245
/* SPCR - System Priority Configuration Register */
246
#define SPCR_TBEN 0x00400000 /* E300 core time base unit enable */
249
* Power Management Control Module
251
typedef struct pmc512x {
256
* General purpose I/O module
258
typedef struct gpio512x {
270
* DDR Memory Controller Memory Map
272
typedef struct ddr512x {
273
u32 ddr_sys_config; /* System Configuration Register */
274
u32 ddr_time_config0; /* Timing Configuration Register */
275
u32 ddr_time_config1; /* Timing Configuration Register */
276
u32 ddr_time_config2; /* Timing Configuration Register */
277
u32 ddr_command; /* Command Register */
278
u32 ddr_compact_command; /* Compact Command Register */
279
u32 self_refresh_cmd_0; /* Enter/Exit Self Refresh Registers */
280
u32 self_refresh_cmd_1; /* Enter/Exit Self Refresh Registers */
281
u32 self_refresh_cmd_2; /* Enter/Exit Self Refresh Registers */
282
u32 self_refresh_cmd_3; /* Enter/Exit Self Refresh Registers */
283
u32 self_refresh_cmd_4; /* Enter/Exit Self Refresh Registers */
284
u32 self_refresh_cmd_5; /* Enter/Exit Self Refresh Registers */
285
u32 self_refresh_cmd_6; /* Enter/Exit Self Refresh Registers */
286
u32 self_refresh_cmd_7; /* Enter/Exit Self Refresh Registers */
287
u32 DQS_config_offset_count; /* DQS Config Offset Count */
288
u32 DQS_config_offset_time; /* DQS Config Offset Time */
289
u32 DQS_delay_status; /* DQS Delay Status */
291
u32 prioman_config1; /* Priority Manager Configuration */
292
u32 prioman_config2; /* Priority Manager Configuration */
293
u32 hiprio_config; /* High Priority Configuration */
294
u32 lut_table0_main_upper; /* LUT0 Main Upper */
295
u32 lut_table1_main_upper; /* LUT1 Main Upper */
296
u32 lut_table2_main_upper; /* LUT2 Main Upper */
297
u32 lut_table3_main_upper; /* LUT3 Main Upper */
298
u32 lut_table4_main_upper; /* LUT4 Main Upper */
299
u32 lut_table0_main_lower; /* LUT0 Main Lower */
300
u32 lut_table1_main_lower; /* LUT1 Main Lower */
301
u32 lut_table2_main_lower; /* LUT2 Main Lower */
302
u32 lut_table3_main_lower; /* LUT3 Main Lower */
303
u32 lut_table4_main_lower; /* LUT4 Main Lower */
304
u32 lut_table0_alternate_upper; /* LUT0 Alternate Upper */
305
u32 lut_table1_alternate_upper; /* LUT1 Alternate Upper */
306
u32 lut_table2_alternate_upper; /* LUT2 Alternate Upper */
307
u32 lut_table3_alternate_upper; /* LUT3 Alternate Upper */
308
u32 lut_table4_alternate_upper; /* LUT4 Alternate Upper */
309
u32 lut_table0_alternate_lower; /* LUT0 Alternate Lower */
310
u32 lut_table1_alternate_lower; /* LUT1 Alternate Lower */
311
u32 lut_table2_alternate_lower; /* LUT2 Alternate Lower */
312
u32 lut_table3_alternate_lower; /* LUT3 Alternate Lower */
313
u32 lut_table4_alternate_lower; /* LUT4 Alternate Lower */
314
u32 performance_monitor_config;
315
u32 event_time_counter;
316
u32 event_time_preset;
317
u32 performance_monitor1_address_low;
318
u32 performance_monitor2_address_low;
319
u32 performance_monitor1_address_hi;
320
u32 performance_monitor2_address_hi;
322
u32 performance_monitor1_read_counter;
323
u32 performance_monitor2_read_counter;
324
u32 performance_monitor1_write_counter;
325
u32 performance_monitor2_write_counter;
326
u32 granted_ack_counter0;
327
u32 granted_ack_counter1;
328
u32 granted_ack_counter2;
329
u32 granted_ack_counter3;
330
u32 granted_ack_counter4;
331
u32 cumulative_wait_counter0;
332
u32 cumulative_wait_counter1;
333
u32 cumulative_wait_counter2;
334
u32 cumulative_wait_counter3;
335
u32 cumulative_wait_counter4;
336
u32 summed_priority_counter0;
337
u32 summed_priority_counter1;
338
u32 summed_priority_counter2;
339
u32 summed_priority_counter3;
340
u32 summed_priority_counter4;
344
/* MDDRC SYS CFG and Timing CFG0 Registers */
345
#define MDDRC_SYS_CFG_EN 0xF0000000
346
#define MDDRC_SYS_CFG_CMD_MASK 0x10000000
347
#define MDDRC_REFRESH_ZERO_MASK 0x0000FFFF
350
* DDR Memory Controller Configuration settings
352
typedef struct ddr512x_config {
353
u32 ddr_sys_config; /* System Configuration Register */
354
u32 ddr_time_config0; /* Timing Configuration Register */
355
u32 ddr_time_config1; /* Timing Configuration Register */
356
u32 ddr_time_config2; /* Timing Configuration Register */
362
typedef struct dma512x {
367
* PCI Software Configuration Registers
369
typedef struct pciconf512x {
377
* PCI Outbound Translation Register
379
typedef struct pci_outbound_window {
388
/* POTAR - PCI Outbound Translation Address Register */
389
#define POTAR_TA_MASK 0x000fffff
391
/* POBAR - PCI Outbound Base Address Register */
392
#define POBAR_BA_MASK 0x000fffff
394
/* POCMR - PCI Outbound Comparision Mask Register */
395
#define POCMR_EN 0x80000000
396
#define POCMR_IO 0x40000000 /* 0-memory space 1-I/O space */
397
#define POCMR_PRE 0x20000000 /* prefetch enable */
398
#define POCMR_SBS 0x00100000 /* special byte swap enable */
399
#define POCMR_CM_MASK 0x000fffff
400
#define POCMR_CM_4G 0x00000000
401
#define POCMR_CM_2G 0x00080000
402
#define POCMR_CM_1G 0x000C0000
403
#define POCMR_CM_512M 0x000E0000
404
#define POCMR_CM_256M 0x000F0000
405
#define POCMR_CM_128M 0x000F8000
406
#define POCMR_CM_64M 0x000FC000
407
#define POCMR_CM_32M 0x000FE000
408
#define POCMR_CM_16M 0x000FF000
409
#define POCMR_CM_8M 0x000FF800
410
#define POCMR_CM_4M 0x000FFC00
411
#define POCMR_CM_2M 0x000FFE00
412
#define POCMR_CM_1M 0x000FFF00
413
#define POCMR_CM_512K 0x000FFF80
414
#define POCMR_CM_256K 0x000FFFC0
415
#define POCMR_CM_128K 0x000FFFE0
416
#define POCMR_CM_64K 0x000FFFF0
417
#define POCMR_CM_32K 0x000FFFF8
418
#define POCMR_CM_16K 0x000FFFFC
419
#define POCMR_CM_8K 0x000FFFFE
420
#define POCMR_CM_4K 0x000FFFFF
425
typedef struct ios512x {
437
typedef struct pcictrl512x {
471
/* PITAR - PCI Inbound Translation Address Register
473
#define PITAR_TA_MASK 0x000fffff
475
/* PIBAR - PCI Inbound Base/Extended Address Register
477
#define PIBAR_MASK 0xffffffff
478
#define PIEBAR_EBA_MASK 0x000fffff
480
/* PIWAR - PCI Inbound Windows Attributes Register
482
#define PIWAR_EN 0x80000000
483
#define PIWAR_SBS 0x40000000
484
#define PIWAR_PF 0x20000000
485
#define PIWAR_RTT_MASK 0x000f0000
486
#define PIWAR_RTT_NO_SNOOP 0x00040000
487
#define PIWAR_RTT_SNOOP 0x00050000
488
#define PIWAR_WTT_MASK 0x0000f000
489
#define PIWAR_WTT_NO_SNOOP 0x00004000
490
#define PIWAR_WTT_SNOOP 0x00005000
495
typedef struct mscan512x {
502
typedef struct bdlc512x {
509
typedef struct sdhc512x {
516
typedef struct spdif512x {
523
typedef struct i2c512x_dev {
524
volatile u32 madr; /* I2Cn + 0x00 */
525
volatile u32 mfdr; /* I2Cn + 0x04 */
526
volatile u32 mcr; /* I2Cn + 0x08 */
527
volatile u32 msr; /* I2Cn + 0x0C */
528
volatile u32 mdr; /* I2Cn + 0x10 */
532
/* Number of I2C buses */
533
#define I2C_BUS_CNT 3
535
typedef struct i2c512x {
536
i2c512x_dev_t dev[I2C_BUS_CNT];
542
/* I2Cn control register bits */
547
#define I2C_TXAK 0x08
548
#define I2C_RSTA 0x04
549
#define I2C_INIT_MASK (I2C_EN | I2C_STA | I2C_TX | I2C_RSTA)
551
/* I2Cn status register bits */
558
#define I2C_RXAK 0x01
563
typedef struct axe512x {
570
typedef struct diu512x {
577
typedef struct cfm512x {
584
typedef struct fec512x {
585
u32 fec_id; /* FEC_ID register */
586
u32 ievent; /* Interrupt event register */
587
u32 imask; /* Interrupt mask register */
589
u32 r_des_active; /* Receive ring updated flag */
590
u32 x_des_active; /* Transmit ring updated flag */
592
u32 ecntrl; /* Ethernet control register */
594
u32 mii_data; /* MII data register */
595
u32 mii_speed; /* MII speed register */
597
u32 mib_control; /* MIB control/status register */
599
u32 r_cntrl; /* Receive control register */
600
u32 r_hash; /* Receive hash */
602
u32 x_cntrl; /* Transmit control register */
604
u32 paddr1; /* Physical address low */
605
u32 paddr2; /* Physical address high + type field */
606
u32 op_pause; /* Opcode + pause duration */
608
u32 iaddr1; /* Upper 32 bits of individual hash table */
609
u32 iaddr2; /* Lower 32 bits of individual hash table */
610
u32 gaddr1; /* Upper 32 bits of group hash table */
611
u32 gaddr2; /* Lower 32 bits of group hash table */
613
u32 x_wmrk; /* Transmit FIFO watermark */
615
u32 r_bound; /* End of RAM */
616
u32 r_fstart; /* Receive FIFO start address */
618
u32 r_des_start; /* Beginning of receive descriptor ring */
619
u32 x_des_start; /* Pointer to beginning of transmit descriptor ring */
620
u32 r_buff_size; /* Receive buffer size */
622
u32 dma_control; /* DMA control for IP bus, AMBA IF + DMA revision */
625
u32 mib[128]; /* MIB Block Counters */
627
u32 fifo[256]; /* used by FEC, can only be accessed by DMA */
633
typedef struct ulpi512x {
640
typedef struct utmi512x {
647
typedef struct pcidma512x {
654
typedef struct ioctrl512x {
655
u32 io_control_mem; /* MEM pad ctrl reg */
656
u32 io_control_gp; /* GP pad ctrl reg */
657
u32 io_control_lpc_clk; /* LPC_CLK pad ctrl reg */
658
u32 io_control_lpc_oe; /* LPC_OE pad ctrl reg */
659
u32 io_control_lpc_rw; /* LPC_R/W pad ctrl reg */
660
u32 io_control_lpc_ack; /* LPC_ACK pad ctrl reg */
661
u32 io_control_lpc_cs0; /* LPC_CS0 pad ctrl reg */
662
u32 io_control_nfc_ce0; /* NFC_CE0 pad ctrl reg */
663
u32 io_control_lpc_cs1; /* LPC_CS1 pad ctrl reg */
664
u32 io_control_lpc_cs2; /* LPC_CS2 pad ctrl reg */
665
u32 io_control_lpc_ax03; /* LPC_AX03 pad ctrl reg */
666
u32 io_control_emb_ax02; /* EMB_AX02 pad ctrl reg */
667
u32 io_control_emb_ax01; /* EMB_AX01 pad ctrl reg */
668
u32 io_control_emb_ax00; /* EMB_AX00 pad ctrl reg */
669
u32 io_control_emb_ad31; /* EMB_AD31 pad ctrl reg */
670
u32 io_control_emb_ad30; /* EMB_AD30 pad ctrl reg */
671
u32 io_control_emb_ad29; /* EMB_AD29 pad ctrl reg */
672
u32 io_control_emb_ad28; /* EMB_AD28 pad ctrl reg */
673
u32 io_control_emb_ad27; /* EMB_AD27 pad ctrl reg */
674
u32 io_control_emb_ad26; /* EMB_AD26 pad ctrl reg */
675
u32 io_control_emb_ad25; /* EMB_AD25 pad ctrl reg */
676
u32 io_control_emb_ad24; /* EMB_AD24 pad ctrl reg */
677
u32 io_control_emb_ad23; /* EMB_AD23 pad ctrl reg */
678
u32 io_control_emb_ad22; /* EMB_AD22 pad ctrl reg */
679
u32 io_control_emb_ad21; /* EMB_AD21 pad ctrl reg */
680
u32 io_control_emb_ad20; /* EMB_AD20 pad ctrl reg */
681
u32 io_control_emb_ad19; /* EMB_AD19 pad ctrl reg */
682
u32 io_control_emb_ad18; /* EMB_AD18 pad ctrl reg */
683
u32 io_control_emb_ad17; /* EMB_AD17 pad ctrl reg */
684
u32 io_control_emb_ad16; /* EMB_AD16 pad ctrl reg */
685
u32 io_control_emb_ad15; /* EMB_AD15 pad ctrl reg */
686
u32 io_control_emb_ad14; /* EMB_AD14 pad ctrl reg */
687
u32 io_control_emb_ad13; /* EMB_AD13 pad ctrl reg */
688
u32 io_control_emb_ad12; /* EMB_AD12 pad ctrl reg */
689
u32 io_control_emb_ad11; /* EMB_AD11 pad ctrl reg */
690
u32 io_control_emb_ad10; /* EMB_AD10 pad ctrl reg */
691
u32 io_control_emb_ad09; /* EMB_AD09 pad ctrl reg */
692
u32 io_control_emb_ad08; /* EMB_AD08 pad ctrl reg */
693
u32 io_control_emb_ad07; /* EMB_AD07 pad ctrl reg */
694
u32 io_control_emb_ad06; /* EMB_AD06 pad ctrl reg */
695
u32 io_control_emb_ad05; /* EMB_AD05 pad ctrl reg */
696
u32 io_control_emb_ad04; /* EMB_AD04 pad ctrl reg */
697
u32 io_control_emb_ad03; /* EMB_AD03 pad ctrl reg */
698
u32 io_control_emb_ad02; /* EMB_AD02 pad ctrl reg */
699
u32 io_control_emb_ad01; /* EMB_AD01 pad ctrl reg */
700
u32 io_control_emb_ad00; /* EMB_AD00 pad ctrl reg */
701
u32 io_control_pata_ce1; /* PATA_CE1 pad ctrl reg */
702
u32 io_control_pata_ce2; /* PATA_CE2 pad ctrl reg */
703
u32 io_control_pata_isolate; /* PATA_ISOLATE pad ctrl reg */
704
u32 io_control_pata_ior; /* PATA_IOR pad ctrl reg */
705
u32 io_control_pata_iow; /* PATA_IOW pad ctrl reg */
706
u32 io_control_pata_iochrdy; /* PATA_IOCHRDY pad ctrl reg */
707
u32 io_control_pata_intrq; /* PATA_INTRQ pad ctrl reg */
708
u32 io_control_pata_drq; /* PATA_DRQ pad ctrl reg */
709
u32 io_control_pata_dack; /* PATA_DACK pad ctrl reg */
710
u32 io_control_nfc_wp; /* NFC_WP pad ctrl reg */
711
u32 io_control_nfc_rb; /* NFC_RB pad ctrl reg */
712
u32 io_control_nfc_ale; /* NFC_ALE pad ctrl reg */
713
u32 io_control_nfc_cle; /* NFC_CLE pad ctrl reg */
714
u32 io_control_nfc_we; /* NFC_WE pad ctrl reg */
715
u32 io_control_nfc_re; /* NFC_RE pad ctrl reg */
716
u32 io_control_pci_ad31; /* PCI_AD31 pad ctrl reg */
717
u32 io_control_pci_ad30; /* PCI_AD30 pad ctrl reg */
718
u32 io_control_pci_ad29; /* PCI_AD29 pad ctrl reg */
719
u32 io_control_pci_ad28; /* PCI_AD28 pad ctrl reg */
720
u32 io_control_pci_ad27; /* PCI_AD27 pad ctrl reg */
721
u32 io_control_pci_ad26; /* PCI_AD26 pad ctrl reg */
722
u32 io_control_pci_ad25; /* PCI_AD25 pad ctrl reg */
723
u32 io_control_pci_ad24; /* PCI_AD24 pad ctrl reg */
724
u32 io_control_pci_ad23; /* PCI_AD23 pad ctrl reg */
725
u32 io_control_pci_ad22; /* PCI_AD22 pad ctrl reg */
726
u32 io_control_pci_ad21; /* PCI_AD21 pad ctrl reg */
727
u32 io_control_pci_ad20; /* PCI_AD20 pad ctrl reg */
728
u32 io_control_pci_ad19; /* PCI_AD19 pad ctrl reg */
729
u32 io_control_pci_ad18; /* PCI_AD18 pad ctrl reg */
730
u32 io_control_pci_ad17; /* PCI_AD17 pad ctrl reg */
731
u32 io_control_pci_ad16; /* PCI_AD16 pad ctrl reg */
732
u32 io_control_pci_ad15; /* PCI_AD15 pad ctrl reg */
733
u32 io_control_pci_ad14; /* PCI_AD14 pad ctrl reg */
734
u32 io_control_pci_ad13; /* PCI_AD13 pad ctrl reg */
735
u32 io_control_pci_ad12; /* PCI_AD12 pad ctrl reg */
736
u32 io_control_pci_ad11; /* PCI_AD11 pad ctrl reg */
737
u32 io_control_pci_ad10; /* PCI_AD10 pad ctrl reg */
738
u32 io_control_pci_ad09; /* PCI_AD09 pad ctrl reg */
739
u32 io_control_pci_ad08; /* PCI_AD08 pad ctrl reg */
740
u32 io_control_pci_ad07; /* PCI_AD07 pad ctrl reg */
741
u32 io_control_pci_ad06; /* PCI_AD06 pad ctrl reg */
742
u32 io_control_pci_ad05; /* PCI_AD05 pad ctrl reg */
743
u32 io_control_pci_ad04; /* PCI_AD04 pad ctrl reg */
744
u32 io_control_pci_ad03; /* PCI_AD03 pad ctrl reg */
745
u32 io_control_pci_ad02; /* PCI_AD02 pad ctrl reg */
746
u32 io_control_pci_ad01; /* PCI_AD01 pad ctrl reg */
747
u32 io_control_pci_ad00; /* PCI_AD00 pad ctrl reg */
748
u32 io_control_pci_cbe0; /* PCI_CBE0 pad ctrl reg */
749
u32 io_control_pci_cbe1; /* PCI_CBE1 pad ctrl reg */
750
u32 io_control_pci_cbe2; /* PCI_CBE2 pad ctrl reg */
751
u32 io_control_pci_cbe3; /* PCI_CBE3 pad ctrl reg */
752
u32 io_control_pci_grant2; /* PCI_GRANT2 pad ctrl reg */
753
u32 io_control_pci_req2; /* PCI_REQ2 pad ctrl reg */
754
u32 io_control_pci_grant1; /* PCI_GRANT1 pad ctrl reg */
755
u32 io_control_pci_req1; /* PCI_REQ1 pad ctrl reg */
756
u32 io_control_pci_grant0; /* PCI_GRANT0 pad ctrl reg */
757
u32 io_control_pci_req0; /* PCI_REQ0 pad ctrl reg */
758
u32 io_control_pci_inta; /* PCI_INTA pad ctrl reg */
759
u32 io_control_pci_clk; /* PCI_CLK pad ctrl reg */
760
u32 io_control_pci_rst; /* PCI_RST- pad ctrl reg */
761
u32 io_control_pci_frame; /* PCI_FRAME pad ctrl reg */
762
u32 io_control_pci_idsel; /* PCI_IDSEL pad ctrl reg */
763
u32 io_control_pci_devsel; /* PCI_DEVSEL pad ctrl reg */
764
u32 io_control_pci_irdy; /* PCI_IRDY pad ctrl reg */
765
u32 io_control_pci_trdy; /* PCI_TRDY pad ctrl reg */
766
u32 io_control_pci_stop; /* PCI_STOP pad ctrl reg */
767
u32 io_control_pci_par; /* PCI_PAR pad ctrl reg */
768
u32 io_control_pci_perr; /* PCI_PERR pad ctrl reg */
769
u32 io_control_pci_serr; /* PCI_SERR pad ctrl reg */
770
u32 io_control_spdif_txclk; /* SPDIF_TXCLK pad ctrl reg */
771
u32 io_control_spdif_tx; /* SPDIF_TX pad ctrl reg */
772
u32 io_control_spdif_rx; /* SPDIF_RX pad ctrl reg */
773
u32 io_control_i2c0_scl; /* I2C0_SCL pad ctrl reg */
774
u32 io_control_i2c0_sda; /* I2C0_SDA pad ctrl reg */
775
u32 io_control_i2c1_scl; /* I2C1_SCL pad ctrl reg */
776
u32 io_control_i2c1_sda; /* I2C1_SDA pad ctrl reg */
777
u32 io_control_i2c2_scl; /* I2C2_SCL pad ctrl reg */
778
u32 io_control_i2c2_sda; /* I2C2_SDA pad ctrl reg */
779
u32 io_control_irq0; /* IRQ0 pad ctrl reg */
780
u32 io_control_irq1; /* IRQ1 pad ctrl reg */
781
u32 io_control_can1_tx; /* CAN1_TX pad ctrl reg */
782
u32 io_control_can2_tx; /* CAN2_TX pad ctrl reg */
783
u32 io_control_j1850_tx; /* J1850_TX pad ctrl reg */
784
u32 io_control_j1850_rx; /* J1850_RX pad ctrl reg */
785
u32 io_control_psc_mclk_in; /* PSC_MCLK_IN pad ctrl reg */
786
u32 io_control_psc0_0; /* PSC0_0 pad ctrl reg */
787
u32 io_control_psc0_1; /* PSC0_1 pad ctrl reg */
788
u32 io_control_psc0_2; /* PSC0_2 pad ctrl reg */
789
u32 io_control_psc0_3; /* PSC0_3 pad ctrl reg */
790
u32 io_control_psc0_4; /* PSC0_4 pad ctrl reg */
791
u32 io_control_psc1_0; /* PSC1_0 pad ctrl reg */
792
u32 io_control_psc1_1; /* PSC1_1 pad ctrl reg */
793
u32 io_control_psc1_2; /* PSC1_2 pad ctrl reg */
794
u32 io_control_psc1_3; /* PSC1_3 pad ctrl reg */
795
u32 io_control_psc1_4; /* PSC1_4 pad ctrl reg */
796
u32 io_control_psc2_0; /* PSC2_0 pad ctrl reg */
797
u32 io_control_psc2_1; /* PSC2_1 pad ctrl reg */
798
u32 io_control_psc2_2; /* PSC2_2 pad ctrl reg */
799
u32 io_control_psc2_3; /* PSC2_3 pad ctrl reg */
800
u32 io_control_psc2_4; /* PSC2_4 pad ctrl reg */
801
u32 io_control_psc3_0; /* PSC3_0 pad ctrl reg */
802
u32 io_control_psc3_1; /* PSC3_1 pad ctrl reg */
803
u32 io_control_psc3_2; /* PSC3_2 pad ctrl reg */
804
u32 io_control_psc3_3; /* PSC3_3 pad ctrl reg */
805
u32 io_control_psc3_4; /* PSC3_4 pad ctrl reg */
806
u32 io_control_psc4_0; /* PSC4_0 pad ctrl reg */
807
u32 io_control_psc4_1; /* PSC4_1 pad ctrl reg */
808
u32 io_control_psc4_2; /* PSC4_2 pad ctrl reg */
809
u32 io_control_psc4_3; /* PSC4_3 pad ctrl reg */
810
u32 io_control_psc4_4; /* PSC4_4 pad ctrl reg */
811
u32 io_control_psc5_0; /* PSC5_0 pad ctrl reg */
812
u32 io_control_psc5_1; /* PSC5_1 pad ctrl reg */
813
u32 io_control_psc5_2; /* PSC5_2 pad ctrl reg */
814
u32 io_control_psc5_3; /* PSC5_3 pad ctrl reg */
815
u32 io_control_psc5_4; /* PSC5_4 pad ctrl reg */
816
u32 io_control_psc6_0; /* PSC6_0 pad ctrl reg */
817
u32 io_control_psc6_1; /* PSC6_1 pad ctrl reg */
818
u32 io_control_psc6_2; /* PSC6_2 pad ctrl reg */
819
u32 io_control_psc6_3; /* PSC6_3 pad ctrl reg */
820
u32 io_control_psc6_4; /* PSC6_4 pad ctrl reg */
821
u32 io_control_psc7_0; /* PSC7_0 pad ctrl reg */
822
u32 io_control_psc7_1; /* PSC7_1 pad ctrl reg */
823
u32 io_control_psc7_2; /* PSC7_2 pad ctrl reg */
824
u32 io_control_psc7_3; /* PSC7_3 pad ctrl reg */
825
u32 io_control_psc7_4; /* PSC7_4 pad ctrl reg */
826
u32 io_control_psc8_0; /* PSC8_0 pad ctrl reg */
827
u32 io_control_psc8_1; /* PSC8_1 pad ctrl reg */
828
u32 io_control_psc8_2; /* PSC8_2 pad ctrl reg */
829
u32 io_control_psc8_3; /* PSC8_3 pad ctrl reg */
830
u32 io_control_psc8_4; /* PSC8_4 pad ctrl reg */
831
u32 io_control_psc9_0; /* PSC9_0 pad ctrl reg */
832
u32 io_control_psc9_1; /* PSC9_1 pad ctrl reg */
833
u32 io_control_psc9_2; /* PSC9_2 pad ctrl reg */
834
u32 io_control_psc9_3; /* PSC9_3 pad ctrl reg */
835
u32 io_control_psc9_4; /* PSC9_4 pad ctrl reg */
836
u32 io_control_psc10_0; /* PSC10_0 pad ctrl reg */
837
u32 io_control_psc10_1; /* PSC10_1 pad ctrl reg */
838
u32 io_control_psc10_2; /* PSC10_2 pad ctrl reg */
839
u32 io_control_psc10_3; /* PSC10_3 pad ctrl reg */
840
u32 io_control_psc10_4; /* PSC10_4 pad ctrl reg */
841
u32 io_control_psc11_0; /* PSC11_0 pad ctrl reg */
842
u32 io_control_psc11_1; /* PSC11_1 pad ctrl reg */
843
u32 io_control_psc11_2; /* PSC11_2 pad ctrl reg */
844
u32 io_control_psc11_3; /* PSC11_3 pad ctrl reg */
845
u32 io_control_psc11_4; /* PSC11_4 pad ctrl reg */
846
u32 io_control_ckstp_out; /* CKSTP_OUT pad ctrl reg */
847
u32 io_control_usb_phy_drvvbus; /* USB2_DRVVBUS pad ctrl reg */
848
u8 reserved[0x0cfc]; /* fill to 4096 bytes size */
851
/* Indexes in regs array */
853
#define IOCTRL_MUX_DDR 0x00000036
856
#define IO_PIN_FMUX(v) ((v) << 7) /* pin function */
857
#define IO_PIN_HOLD(v) ((v) << 5) /* hold time, pci only */
858
#define IO_PIN_PUD(v) ((v) << 4) /* if PUE, 0=pull-down, 1=pull-up */
859
#define IO_PIN_PUE(v) ((v) << 3) /* pull up/down enable */
860
#define IO_PIN_ST(v) ((v) << 2) /* schmitt trigger */
861
#define IO_PIN_DS(v) ((v)) /* slew rate */
863
typedef struct iopin_t {
864
int p_offset; /* offset from IOCTL_MEM_OFFSET */
865
int nr_pins; /* number of pins to set this way */
866
int bit_or; /* or in the value instead of overwrite */
867
u_long val; /* value to write or or */
870
void iopin_initialize(iopin_t *,int);
875
typedef struct iim512x {
876
u32 stat; /* IIM status register */
877
u32 statm; /* IIM status IRQ mask */
878
u32 err; /* IIM errors register */
879
u32 emask; /* IIM error IRQ mask */
880
u32 fctl; /* IIM fuse control register */
881
u32 ua; /* IIM upper address register */
882
u32 la; /* IIM lower address register */
883
u32 sdat; /* IIM explicit sense data */
885
u32 prg_p; /* IIM program protection register */
887
u32 divide; /* IIM divide factor register */
889
u32 fbac0; /* IIM fuse bank 0 prot (for Freescale use) */
890
u32 fb0w0[0x1f]; /* IIM fuse bank 0 data (for Freescale use) */
892
u32 fbac1; /* IIM fuse bank 1 protection */
893
u32 fb1w1[0x01f]; /* IIM fuse bank 1 data */
900
typedef struct lpc512x {
901
u32 cs_cfg[8]; /* Chip Select N Configuration Registers
902
No dedicated entry for CS Boot as == CS0 */
903
u32 cs_cr; /* Chip Select Control Register */
904
u32 cs_sr; /* Chip Select Status Register */
905
u32 cs_bcr; /* Chip Select Burst Control Register */
906
u32 cs_dccr; /* Chip Select Deadcycle Control Register */
907
u32 cs_hccr; /* Chip Select Holdcycle Control Register */
908
u32 altr; /* Address Latch Timing Register */
910
u32 sclpc_psr; /* SCLPC Packet Size Register */
911
u32 sclpc_sar; /* SCLPC Start Address Register */
912
u32 sclpc_cr; /* SCLPC Control Register */
913
u32 sclpc_er; /* SCLPC Enable Register */
914
u32 sclpc_nar; /* SCLPC NextAddress Register */
915
u32 sclpc_sr; /* SCLPC Status Register */
916
u32 sclpc_bdr; /* SCLPC Bytes Done Register */
917
u32 emb_scr; /* EMB Share Counter Register */
918
u32 emb_pcr; /* EMB Pause Control Register */
920
u32 lpc_fdwr; /* LPC RX/TX FIFO Data Word Register */
921
u32 lpc_fsr; /* LPC RX/TX FIFO Status Register */
922
u32 lpc_cr; /* LPC RX/TX FIFO Control Register */
923
u32 lpc_ar; /* LPC RX/TX FIFO Alarm Register */
930
typedef struct pata512x {
931
/* LOCAL Registers */
932
u32 pata_time1; /* Time register 1: PIO and tx timing parameter */
933
u32 pata_time2; /* Time register 2: PIO timing parameter */
934
u32 pata_time3; /* Time register 3: PIO and MDMA timing parameter */
935
u32 pata_time4; /* Time register 4: MDMA and UDMA timing parameter */
936
u32 pata_time5; /* Time register 5: UDMA timing parameter */
937
u32 pata_time6; /* Time register 6: UDMA timing parameter */
938
u32 pata_fifo_data32; /* 32bit wide dataport to/from FIFO */
939
u32 pata_fifo_data16; /* 16bit wide dataport to/from FIFO */
940
u32 pata_fifo_fill; /* FIFO filling in halfwords (READONLY)*/
941
u32 pata_ata_control; /* ATA Interface control register */
942
u32 pata_irq_pending; /* Interrupt pending register (READONLY) */
943
u32 pata_irq_enable; /* Interrupt enable register */
944
u32 pata_irq_clear; /* Interrupt clear register (WRITEONLY)*/
945
u32 pata_fifo_alarm; /* fifo alarm threshold */
947
/* DRIVE Registers */
948
u32 pata_drive_data; /* drive data register*/
949
u32 pata_drive_features;/* drive features register */
950
u32 pata_drive_sectcnt; /* drive sector count register */
951
u32 pata_drive_sectnum; /* drive sector number register */
952
u32 pata_drive_cyllow; /* drive cylinder low register */
953
u32 pata_drive_cylhigh; /* drive cylinder high register */
954
u32 pata_drive_dev_head;/* drive device head register */
955
u32 pata_drive_command; /* write = drive command, read = drive status reg */
957
u32 pata_drive_alt_stat;/* write = drive control, read = drive alt status reg */
964
typedef struct psc512x {
965
volatile u8 mode; /* PSC + 0x00 */
967
union { /* PSC + 0x04 */
969
volatile u16 clock_select;
971
#define psc_status sr_csr.status
972
#define psc_clock_select sr_csr.clock_select
974
volatile u8 command; /* PSC + 0x08 */
976
union { /* PSC + 0x0c */
977
volatile u8 buffer_8;
978
volatile u16 buffer_16;
979
volatile u32 buffer_32;
981
#define psc_buffer_8 buffer.buffer_8
982
#define psc_buffer_16 buffer.buffer_16
983
#define psc_buffer_32 buffer.buffer_32
984
union { /* PSC + 0x10 */
988
#define psc_ipcr ipcr_acr.ipcr
989
#define psc_acr ipcr_acr.acr
991
union { /* PSC + 0x14 */
995
#define psc_isr isr_imr.isr
996
#define psc_imr isr_imr.imr
998
volatile u8 ctur; /* PSC + 0x18 */
1000
volatile u8 ctlr; /* PSC + 0x1c */
1001
volatile u8 res6[3];
1002
volatile u32 ccr; /* PSC + 0x20 */
1003
volatile u8 res7[12];
1004
volatile u8 ivr; /* PSC + 0x30 */
1005
volatile u8 res8[3];
1006
volatile u8 ip; /* PSC + 0x34 */
1007
volatile u8 res9[3];
1008
volatile u8 op1; /* PSC + 0x38 */
1009
volatile u8 res10[3];
1010
volatile u8 op0; /* PSC + 0x3c */
1011
volatile u8 res11[3];
1012
volatile u32 sicr; /* PSC + 0x40 */
1013
volatile u8 res12[60];
1014
volatile u32 tfcmd; /* PSC + 0x80 */
1015
volatile u32 tfalarm; /* PSC + 0x84 */
1016
volatile u32 tfstat; /* PSC + 0x88 */
1017
volatile u32 tfintstat; /* PSC + 0x8C */
1018
volatile u32 tfintmask; /* PSC + 0x90 */
1019
volatile u32 tfcount; /* PSC + 0x94 */
1020
volatile u16 tfwptr; /* PSC + 0x98 */
1021
volatile u16 tfrptr; /* PSC + 0x9A */
1022
volatile u32 tfsize; /* PSC + 0x9C */
1023
volatile u8 res13[28];
1024
union { /* PSC + 0xBC */
1025
volatile u8 buffer_8;
1026
volatile u16 buffer_16;
1027
volatile u32 buffer_32;
1029
#define tfdata_8 tfdata_buffer.buffer_8
1030
#define tfdata_16 tfdata_buffer.buffer_16
1031
#define tfdata_32 tfdata_buffer.buffer_32
1033
volatile u32 rfcmd; /* PSC + 0xC0 */
1034
volatile u32 rfalarm; /* PSC + 0xC4 */
1035
volatile u32 rfstat; /* PSC + 0xC8 */
1036
volatile u32 rfintstat; /* PSC + 0xCC */
1037
volatile u32 rfintmask; /* PSC + 0xD0 */
1038
volatile u32 rfcount; /* PSC + 0xD4 */
1039
volatile u16 rfwptr; /* PSC + 0xD8 */
1040
volatile u16 rfrptr; /* PSC + 0xDA */
1041
volatile u32 rfsize; /* PSC + 0xDC */
1042
volatile u8 res18[28];
1043
union { /* PSC + 0xFC */
1044
volatile u8 buffer_8;
1045
volatile u16 buffer_16;
1046
volatile u32 buffer_32;
1048
#define rfdata_8 rfdata_buffer.buffer_8
1049
#define rfdata_16 rfdata_buffer.buffer_16
1050
#define rfdata_32 rfdata_buffer.buffer_32
1053
/* PSC FIFO Command values */
1054
#define PSC_FIFO_RESET_SLICE 0x80
1055
#define PSC_FIFO_ENABLE_SLICE 0x01
1057
/* PSC FIFO Controller Command values */
1058
#define FIFOC_ENABLE_CLOCK_GATE 0x01
1059
#define FIFOC_DISABLE_CLOCK_GATE 0x00
1061
/* PSC FIFO status */
1062
#define PSC_FIFO_EMPTY 0x01
1064
/* PSC Command values */
1065
#define PSC_RX_ENABLE 0x01
1066
#define PSC_RX_DISABLE 0x02
1067
#define PSC_TX_ENABLE 0x04
1068
#define PSC_TX_DISABLE 0x08
1069
#define PSC_SEL_MODE_REG_1 0x10
1070
#define PSC_RST_RX 0x20
1071
#define PSC_RST_TX 0x30
1072
#define PSC_RST_ERR_STAT 0x40
1073
#define PSC_RST_BRK_CHG_INT 0x50
1074
#define PSC_START_BRK 0x60
1075
#define PSC_STOP_BRK 0x70
1077
/* PSC status register bits */
1078
#define PSC_SR_CDE 0x0080
1079
#define PSC_SR_TXEMP 0x0800
1080
#define PSC_SR_OE 0x1000
1081
#define PSC_SR_PE 0x2000
1082
#define PSC_SR_FE 0x4000
1083
#define PSC_SR_RB 0x8000
1085
/* PSC mode fields */
1086
#define PSC_MODE_5_BITS 0x00
1087
#define PSC_MODE_6_BITS 0x01
1088
#define PSC_MODE_7_BITS 0x02
1089
#define PSC_MODE_8_BITS 0x03
1090
#define PSC_MODE_PAREVEN 0x00
1091
#define PSC_MODE_PARODD 0x04
1092
#define PSC_MODE_PARFORCE 0x08
1093
#define PSC_MODE_PARNONE 0x10
1094
#define PSC_MODE_ENTIMEOUT 0x20
1095
#define PSC_MODE_RXRTS 0x80
1096
#define PSC_MODE_1_STOPBIT 0x07
1101
typedef struct fifoc512x {
1111
* Centralized FIFO Controller has internal memory for all 12 PSCs FIFOs
1113
* NOTE: individual PSC units are free to use whatever area (and size) of the
1114
* FIFOC internal memory, so make sure memory areas for FIFO slices used by
1115
* different PSCs do not overlap!
1117
* Overall size of FIFOC memory is not documented in the MPC5121e RM, but
1118
* tests indicate that it is 1024 words total.
1120
#define FIFOC_PSC0_TX_SIZE 0x0 /* number of 4-byte words for FIFO slice */
1121
#define FIFOC_PSC0_TX_ADDR 0x0
1122
#define FIFOC_PSC0_RX_SIZE 0x0
1123
#define FIFOC_PSC0_RX_ADDR 0x0
1125
#define FIFOC_PSC1_TX_SIZE 0x0
1126
#define FIFOC_PSC1_TX_ADDR 0x0
1127
#define FIFOC_PSC1_RX_SIZE 0x0
1128
#define FIFOC_PSC1_RX_ADDR 0x0
1130
#define FIFOC_PSC2_TX_SIZE 0x0
1131
#define FIFOC_PSC2_TX_ADDR 0x0
1132
#define FIFOC_PSC2_RX_SIZE 0x0
1133
#define FIFOC_PSC2_RX_ADDR 0x0
1135
#define FIFOC_PSC3_TX_SIZE 0x04
1136
#define FIFOC_PSC3_TX_ADDR 0x0
1137
#define FIFOC_PSC3_RX_SIZE 0x04
1138
#define FIFOC_PSC3_RX_ADDR 0x10
1140
#define FIFOC_PSC4_TX_SIZE 0x0
1141
#define FIFOC_PSC4_TX_ADDR 0x0
1142
#define FIFOC_PSC4_RX_SIZE 0x0
1143
#define FIFOC_PSC4_RX_ADDR 0x0
1145
#define FIFOC_PSC5_TX_SIZE 0x0
1146
#define FIFOC_PSC5_TX_ADDR 0x0
1147
#define FIFOC_PSC5_RX_SIZE 0x0
1148
#define FIFOC_PSC5_RX_ADDR 0x0
1150
#define FIFOC_PSC6_TX_SIZE 0x0
1151
#define FIFOC_PSC6_TX_ADDR 0x0
1152
#define FIFOC_PSC6_RX_SIZE 0x0
1153
#define FIFOC_PSC6_RX_ADDR 0x0
1155
#define FIFOC_PSC7_TX_SIZE 0x0
1156
#define FIFOC_PSC7_TX_ADDR 0x0
1157
#define FIFOC_PSC7_RX_SIZE 0x0
1158
#define FIFOC_PSC7_RX_ADDR 0x0
1160
#define FIFOC_PSC8_TX_SIZE 0x0
1161
#define FIFOC_PSC8_TX_ADDR 0x0
1162
#define FIFOC_PSC8_RX_SIZE 0x0
1163
#define FIFOC_PSC8_RX_ADDR 0x0
1165
#define FIFOC_PSC9_TX_SIZE 0x0
1166
#define FIFOC_PSC9_TX_ADDR 0x0
1167
#define FIFOC_PSC9_RX_SIZE 0x0
1168
#define FIFOC_PSC9_RX_ADDR 0x0
1170
#define FIFOC_PSC10_TX_SIZE 0x0
1171
#define FIFOC_PSC10_TX_ADDR 0x0
1172
#define FIFOC_PSC10_RX_SIZE 0x0
1173
#define FIFOC_PSC10_RX_ADDR 0x0
1175
#define FIFOC_PSC11_TX_SIZE 0x0
1176
#define FIFOC_PSC11_TX_ADDR 0x0
1177
#define FIFOC_PSC11_RX_SIZE 0x0
1178
#define FIFOC_PSC11_RX_ADDR 0x0
1183
typedef struct sata512x {
1187
typedef struct immap {
1188
sysconf512x_t sysconf; /* System configuration */
1190
wdt512x_t wdt; /* Watch Dog Timer (WDT) */
1191
rtclk512x_t rtc; /* Real Time Clock Module */
1192
gpt512x_t gpt; /* General Purpose Timer */
1193
ipic512x_t ipic; /* Integrated Programmable Interrupt Controller */
1194
arbiter512x_t arbiter; /* CSB Arbiter */
1195
reset512x_t reset; /* Reset Module */
1196
clk512x_t clk; /* Clock Module */
1197
pmc512x_t pmc; /* Power Management Control Module */
1198
gpio512x_t gpio; /* General purpose I/O module */
1200
mscan512x_t mscan; /* MSCAN */
1201
bdlc512x_t bdlc; /* BDLC */
1202
sdhc512x_t sdhc; /* SDHC */
1203
spdif512x_t spdif; /* SPDIF */
1204
i2c512x_t i2c; /* I2C Controllers */
1206
axe512x_t axe; /* AXE */
1207
diu512x_t diu; /* Display Interface Unit */
1208
cfm512x_t cfm; /* Clock Frequency Measurement */
1210
fec512x_t fec; /* Fast Ethernet Controller */
1211
ulpi512x_t ulpi; /* USB ULPI */
1213
utmi512x_t utmi; /* USB UTMI */
1215
pcidma512x_t pci_dma; /* PCI DMA */
1216
pciconf512x_t pci_conf; /* PCI Configuration */
1218
ios512x_t ios; /* PCI Sequencer */
1219
pcictrl512x_t pci_ctrl; /* PCI Controller Control and Status */
1221
ddr512x_t mddrc; /* Multi-port DDR Memory Controller */
1222
ioctrl512x_t io_ctrl; /* IO Control */
1223
iim512x_t iim; /* IC Identification module */
1225
lpc512x_t lpc; /* LocalPlus Controller */
1226
pata512x_t pata; /* Parallel ATA */
1228
psc512x_t psc[12]; /* PSCs */
1230
fifoc512x_t fifoc; /* FIFO Controller */
1232
dma512x_t dma; /* DMA */
1234
sata512x_t sata; /* Serial ATA */
1238
/* provide interface to get PATA base address */
1239
static inline u32 get_pata_base (void)
1241
volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
1242
return (u32)(&im->pata);
1244
#endif /* __ASSEMBLY__ */
1246
#endif /* __IMMAP_512x__ */
added
removed
include/asm-ppc/immap_512x.h
