2
* Configuation settings for the Freescale MCF5373 FireEngine board.
4
* Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
5
* TsiChung Liew (Tsi-Chung.Liew@freescale.com)
7
* See file CREDITS for list of people who contributed to this
10
* This program is free software; you can redistribute it and/or
11
* modify it under the terms of the GNU General Public License as
12
* published by the Free Software Foundation; either version 2 of
13
* the License, or (at your option) any later version.
15
* This program is distributed in the hope that it will be useful,
16
* but WITHOUT ANY WARRANTY; without even the implied warranty of
17
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18
* GNU General Public License for more details.
20
* You should have received a copy of the GNU General Public License
21
* along with this program; if not, write to the Free Software
22
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27
* board/config.h - configuration options, board specific
34
* High Level Configuration Options
37
#define CONFIG_MCF532x /* define processor family */
38
#define CONFIG_M5373 /* define processor type */
40
#define CONFIG_MCFUART
41
#define CONFIG_SYS_UART_PORT (0)
42
#define CONFIG_BAUDRATE 115200
43
#define CONFIG_SYS_BAUDRATE_TABLE { 9600 , 19200 , 38400 , 57600, 115200 }
45
#undef CONFIG_WATCHDOG
46
#define CONFIG_WATCHDOG_TIMEOUT 3360 /* timeout in ms, max is 3.36 sec */
48
/* Command line configuration */
49
#include <config_cmd_default.h>
51
#define CONFIG_CMD_CACHE
52
#define CONFIG_CMD_DATE
53
#define CONFIG_CMD_ELF
54
#define CONFIG_CMD_FLASH
55
#define CONFIG_CMD_I2C
56
#define CONFIG_CMD_MEMORY
57
#define CONFIG_CMD_MISC
58
#define CONFIG_CMD_MII
59
#define CONFIG_CMD_NET
60
#define CONFIG_CMD_PING
61
#define CONFIG_CMD_REGINFO
64
# define CONFIG_CMD_NAND
67
#define CONFIG_SYS_UNIFY_CACHE
71
# define CONFIG_NET_MULTI 1
73
# define CONFIG_MII_INIT 1
74
# define CONFIG_SYS_DISCOVER_PHY
75
# define CONFIG_SYS_RX_ETH_BUFFER 8
76
# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
78
# define CONFIG_SYS_FEC0_PINMUX 0
79
# define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE
80
# define MCFFEC_TOUT_LOOP 50000
81
/* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
82
# ifndef CONFIG_SYS_DISCOVER_PHY
83
# define FECDUPLEX FULL
84
# define FECSPEED _100BASET
86
# ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
87
# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
89
# endif /* CONFIG_SYS_DISCOVER_PHY */
100
#define CONFIG_FSL_I2C
101
#define CONFIG_HARD_I2C /* I2C with hw support */
102
#undef CONFIG_SOFT_I2C /* I2C bit-banged */
103
#define CONFIG_SYS_I2C_SPEED 80000
104
#define CONFIG_SYS_I2C_SLAVE 0x7F
105
#define CONFIG_SYS_I2C_OFFSET 0x58000
106
#define CONFIG_SYS_IMMR CONFIG_SYS_MBAR
108
#define CONFIG_BOOTDELAY 1 /* autoboot after 5 seconds */
109
#define CONFIG_UDP_CHECKSUM
112
# define CONFIG_ETHADDR 00:e0:0c:bc:e5:60
113
# define CONFIG_IPADDR 192.162.1.2
114
# define CONFIG_NETMASK 255.255.255.0
115
# define CONFIG_SERVERIP 192.162.1.1
116
# define CONFIG_GATEWAYIP 192.162.1.1
117
# define CONFIG_OVERWRITE_ETHADDR_ONCE
118
#endif /* FEC_ENET */
120
#define CONFIG_HOSTNAME M5373EVB
121
#define CONFIG_EXTRA_ENV_SETTINGS \
123
"loadaddr=" MK_STR(CONFIG_SYS_LOAD_ADDR) "\0" \
124
"u-boot=u-boot.bin\0" \
125
"load=tftp ${loadaddr) ${u-boot}\0" \
126
"upd=run load; run prog\0" \
127
"prog=prot off 0 2ffff;" \
129
"cp.b ${loadaddr} 0 ${filesize};" \
133
#define CONFIG_PRAM 512 /* 512 KB */
134
#define CONFIG_SYS_PROMPT "-> "
135
#define CONFIG_SYS_LONGHELP /* undef to save memory */
137
#ifdef CONFIG_CMD_KGDB
138
# define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
140
# define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
143
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
144
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
145
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
146
#define CONFIG_SYS_LOAD_ADDR 0x40010000
148
#define CONFIG_SYS_HZ 1000
149
#define CONFIG_SYS_CLK 80000000
150
#define CONFIG_SYS_CPU_CLK CONFIG_SYS_CLK * 3
152
#define CONFIG_SYS_MBAR 0xFC000000
154
#define CONFIG_SYS_LATCH_ADDR (CONFIG_SYS_CS1_BASE + 0x80000)
157
* Low Level Configuration Settings
158
* (address mappings, register initial values, etc.)
159
* You should know what you are doing if you make changes here.
161
/*-----------------------------------------------------------------------
162
* Definitions for initial stack pointer and data area (in DPRAM)
164
#define CONFIG_SYS_INIT_RAM_ADDR 0x80000000
165
#define CONFIG_SYS_INIT_RAM_END 0x8000 /* End of used area in internal SRAM */
166
#define CONFIG_SYS_INIT_RAM_CTRL 0x221
167
#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
168
#define CONFIG_SYS_GBL_DATA_OFFSET ((CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) - 0x10)
169
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
171
/*-----------------------------------------------------------------------
172
* Start addresses for the final memory configuration
173
* (Set up by the startup code)
174
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
176
#define CONFIG_SYS_SDRAM_BASE 0x40000000
177
#define CONFIG_SYS_SDRAM_SIZE 32 /* SDRAM size in MB */
178
#define CONFIG_SYS_SDRAM_CFG1 0x53722730
179
#define CONFIG_SYS_SDRAM_CFG2 0x56670000
180
#define CONFIG_SYS_SDRAM_CTRL 0xE1092000
181
#define CONFIG_SYS_SDRAM_EMOD 0x40010000
182
#define CONFIG_SYS_SDRAM_MODE 0x018D0000
184
#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE + 0x400
185
#define CONFIG_SYS_MEMTEST_END ((CONFIG_SYS_SDRAM_SIZE - 3) << 20)
187
#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
188
#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
190
#define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
191
#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
194
* For booting Linux, the board info and command line data
195
* have to be in the first 8 MB of memory, since this is
196
* the maximum mapped by the Linux kernel during initialization ??
198
#define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20))
199
#define CONFIG_SYS_BOOTM_LEN (CONFIG_SYS_SDRAM_SIZE << 20)
201
/*-----------------------------------------------------------------------
204
#define CONFIG_SYS_FLASH_CFI
205
#ifdef CONFIG_SYS_FLASH_CFI
206
# define CONFIG_FLASH_CFI_DRIVER 1
207
# define CONFIG_SYS_FLASH_SIZE 0x800000 /* Max size that the board might have */
208
# define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
209
# define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
210
# define CONFIG_SYS_MAX_FLASH_SECT 137 /* max number of sectors on one chip */
211
# define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
214
#ifdef NANDFLASH_SIZE
215
# define CONFIG_SYS_MAX_NAND_DEVICE 1
216
# define CONFIG_SYS_NAND_BASE CONFIG_SYS_CS2_BASE
217
# define CONFIG_SYS_NAND_SIZE 1
218
# define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
219
# define NAND_ALLOW_ERASE_ALL 1
220
# define CONFIG_JFFS2_NAND 1
221
# define CONFIG_JFFS2_DEV "nand0"
222
# define CONFIG_JFFS2_PART_SIZE (CONFIG_SYS_CS2_MASK & ~1)
223
# define CONFIG_JFFS2_PART_OFFSET 0x00000000
226
#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE
228
/* Configuration for environment
229
* Environment is embedded in u-boot in the second sector of the flash
231
#define CONFIG_ENV_OFFSET 0x4000
232
#define CONFIG_ENV_SECT_SIZE 0x2000
233
#define CONFIG_ENV_IS_IN_FLASH 1
235
/*-----------------------------------------------------------------------
236
* Cache Configuration
238
#define CONFIG_SYS_CACHELINE_SIZE 16
240
/*-----------------------------------------------------------------------
241
* Chipselect bank definitions
244
* CS0 - NOR Flash 1, 2, 4, or 8MB
245
* CS1 - CompactFlash and registers
246
* CS2 - NAND Flash 16, 32, or 64MB
251
#define CONFIG_SYS_CS0_BASE 0
252
#define CONFIG_SYS_CS0_MASK 0x007f0001
253
#define CONFIG_SYS_CS0_CTRL 0x00001fa0
255
#define CONFIG_SYS_CS1_BASE 0x10000000
256
#define CONFIG_SYS_CS1_MASK 0x001f0001
257
#define CONFIG_SYS_CS1_CTRL 0x002A3780
259
#ifdef NANDFLASH_SIZE
260
#define CONFIG_SYS_CS2_BASE 0x20000000
261
#define CONFIG_SYS_CS2_MASK ((NANDFLASH_SIZE << 20) | 1)
262
#define CONFIG_SYS_CS2_CTRL 0x00001f60
265
#endif /* _M5373EVB_H */