2
* This program is free software; you can redistribute it and/or modify
3
* it under the terms of the GNU General Public License, version 2, as
4
* published by the Free Software Foundation.
6
* This program is distributed in the hope that it will be useful,
7
* but WITHOUT ANY WARRANTY; without even the implied warranty of
8
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9
* GNU General Public License for more details.
11
* You should have received a copy of the GNU General Public License
12
* along with this program; if not, write to the Free Software
13
* Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
15
* Copyright IBM Corp. 2007
17
* Authors: Hollis Blanchard <hollisb@us.ibm.com>
20
#ifndef __LINUX_KVM_POWERPC_H
21
#define __LINUX_KVM_POWERPC_H
23
#include <linux/types.h>
25
/* Select powerpc specific features in <linux/kvm.h> */
26
#define __KVM_HAVE_SPAPR_TCE
27
#define __KVM_HAVE_PPC_SMT
28
#define __KVM_HAVE_IRQCHIP
29
#define __KVM_HAVE_IRQ_LINE
54
#define KVM_SREGS_E_IMPL_NONE 0
55
#define KVM_SREGS_E_IMPL_FSL 1
57
#define KVM_SREGS_E_FSL_PIDn (1 << 0) /* PID1/PID2 */
60
* Feature bits indicate which sections of the sregs struct are valid,
61
* both in KVM_GET_SREGS and KVM_SET_SREGS. On KVM_SET_SREGS, registers
62
* corresponding to unset feature bits will not be modified. This allows
63
* restoring a checkpoint made without that feature, while keeping the
64
* default values of the new registers.
66
* KVM_SREGS_E_BASE contains:
67
* CSRR0/1 (refers to SRR2/3 on 40x)
77
#define KVM_SREGS_E_BASE (1 << 0)
80
* KVM_SREGS_E_ARCH206 contains:
87
#define KVM_SREGS_E_ARCH206 (1 << 1)
90
* Contains EPCR, plus the upper half of 64-bit registers
91
* that are 32-bit on 32-bit implementations.
93
#define KVM_SREGS_E_64 (1 << 2)
95
#define KVM_SREGS_E_SPRG8 (1 << 3)
96
#define KVM_SREGS_E_MCIVPR (1 << 4)
99
* IVORs are used -- contains IVOR0-15, plus additional IVORs
100
* in combination with an appropriate feature bit.
102
#define KVM_SREGS_E_IVOR (1 << 5)
105
* Contains MAS0-4, MAS6-7, TLBnCFG, MMUCFG.
106
* Also TLBnPS if MMUCFG[MAVN] = 1.
108
#define KVM_SREGS_E_ARCH206_MMU (1 << 6)
110
/* DBSR, DBCR, IAC, DAC, DVC */
111
#define KVM_SREGS_E_DEBUG (1 << 7)
113
/* Enhanced debug -- DSRR0/1, SPRG9 */
114
#define KVM_SREGS_E_ED (1 << 8)
116
/* Embedded Floating Point (SPE) -- IVOR32-34 if KVM_SREGS_E_IVOR */
117
#define KVM_SREGS_E_SPE (1 << 9)
120
* DEPRECATED! USE ONE_REG FOR THIS ONE!
121
* External Proxy (EXP) -- EPR
123
#define KVM_SREGS_EXP (1 << 10)
125
/* External PID (E.PD) -- EPSC/EPLC */
126
#define KVM_SREGS_E_PD (1 << 11)
128
/* Processor Control (E.PC) -- IVOR36-37 if KVM_SREGS_E_IVOR */
129
#define KVM_SREGS_E_PC (1 << 12)
131
/* Page table (E.PT) -- EPTCFG */
132
#define KVM_SREGS_E_PT (1 << 13)
134
/* Embedded Performance Monitor (E.PM) -- IVOR35 if KVM_SREGS_E_IVOR */
135
#define KVM_SREGS_E_PM (1 << 14)
140
* Some registers may change even while a vcpu is not running.
141
* To avoid losing these changes, by default these registers are
142
* not updated by KVM_SET_SREGS. To force an update, set the bit
143
* in u.e.update_special corresponding to the register to be updated.
145
* The update_special field is zero on return from KVM_GET_SREGS.
147
* When restoring a checkpoint, the caller can set update_special
148
* to 0xffffffff to ensure that everything is restored, even new features
149
* that the caller doesn't know about.
151
#define KVM_SREGS_E_UPDATE_MCSR (1 << 0)
152
#define KVM_SREGS_E_UPDATE_TSR (1 << 1)
153
#define KVM_SREGS_E_UPDATE_DEC (1 << 2)
154
#define KVM_SREGS_E_UPDATE_DBSR (1 << 3)
157
* In KVM_SET_SREGS, reserved/pad fields must be left untouched from a
158
* previous KVM_GET_REGS.
160
* Unless otherwise indicated, setting any register with KVM_SET_SREGS
161
* directly sets its value. It does not trigger any special semantics such
162
* as write-one-to-clear. Calling KVM_SET_SREGS on an unmodified struct
163
* just received from KVM_GET_SREGS is always a no-op.
184
struct { /* KVM_SREGS_E_IMPL_FSL */
185
__u32 features; /* KVM_SREGS_E_FSL_ */
190
/* KVM_SREGS_E_FSL_PIDn */
196
__u32 features; /* KVM_SREGS_E_ */
197
__u32 impl_id; /* KVM_SREGS_E_IMPL_ */
198
__u32 update_special; /* KVM_SREGS_E_UPDATE_ */
199
__u32 pir; /* read-only */
201
__u64 sprg9; /* E.ED */
203
__u64 dsrr0; /* E.ED */
206
__u32 dsrr1; /* E.ED */
212
__u64 mcsr; /* KVM_SREGS_E_UPDATE_MCSR */
214
__u32 tsr; /* KVM_SREGS_E_UPDATE_TSR */
217
__u32 dec; /* KVM_SREGS_E_UPDATE_DEC */
220
* Userspace can read TB directly, but the
221
* value reported here is consistent with "dec".
227
__u32 dbsr; /* KVM_SREGS_E_UPDATE_DBSR */
230
* iac/dac registers are 64bit wide, while this API
231
* interface provides only lower 32 bits on 64 bit
232
* processors. ONE_REG interface is added for 64bit
238
__u8 num_iac; /* read-only */
239
__u8 num_dac; /* read-only */
240
__u8 num_dvc; /* read-only */
244
__u32 vrsave; /* a.k.a. USPRG0 */
245
__u32 epcr; /* KVM_SREGS_E_64 */
254
__u32 ivor_low[16]; /* IVOR0-15 */
255
__u32 ivor_high[18]; /* IVOR32+, plus room to expand */
257
__u32 mmucfg; /* read-only */
258
__u32 eptcfg; /* E.PT, read-only */
259
__u32 tlbcfg[4];/* read-only */
260
__u32 tlbps[4]; /* read-only */
262
__u32 eplc, epsc; /* E.PD */
272
struct kvm_debug_exit_arch {
275
/* for KVM_SET_GUEST_DEBUG */
276
struct kvm_guest_debug_arch {
278
/* H/W breakpoint/watchpoint address */
281
* Type denotes h/w breakpoint, read watchpoint, write
282
* watchpoint or watchpoint (both read and write).
284
#define KVMPPC_DEBUG_NONE 0x0
285
#define KVMPPC_DEBUG_BREAKPOINT (1UL << 1)
286
#define KVMPPC_DEBUG_WATCH_WRITE (1UL << 2)
287
#define KVMPPC_DEBUG_WATCH_READ (1UL << 3)
293
/* Debug related defines */
295
* kvm_guest_debug->control is a 32 bit field. The lower 16 bits are generic
296
* and upper 16 bits are architecture specific. Architecture specific defines
297
* that ioctl is for setting hardware breakpoint or software breakpoint.
299
#define KVM_GUESTDBG_USE_SW_BP 0x00010000
300
#define KVM_GUESTDBG_USE_HW_BP 0x00020000
302
/* definition of registers in kvm_run */
303
struct kvm_sync_regs {
306
#define KVM_INTERRUPT_SET -1U
307
#define KVM_INTERRUPT_UNSET -2U
308
#define KVM_INTERRUPT_SET_LEVEL -3U
310
#define KVM_CPU_440 1
311
#define KVM_CPU_E500V2 2
312
#define KVM_CPU_3S_32 3
313
#define KVM_CPU_3S_64 4
314
#define KVM_CPU_E500MC 5
316
/* for KVM_CAP_SPAPR_TCE */
317
struct kvm_create_spapr_tce {
322
/* for KVM_ALLOCATE_RMA */
323
struct kvm_allocate_rma {
327
/* for KVM_CAP_PPC_RTAS */
328
struct kvm_rtas_token_args {
330
__u64 token; /* Use a token of 0 to undefine a mapping */
333
struct kvm_book3e_206_tlb_entry {
340
struct kvm_book3e_206_tlb_params {
342
* For mmu types KVM_MMU_FSL_BOOKE_NOHV and KVM_MMU_FSL_BOOKE_HV:
344
* - The number of ways of TLB0 must be a power of two between 2 and
346
* - TLB1 must be fully associative.
347
* - The size of TLB0 must be a multiple of the number of ways, and
348
* the number of sets must be a power of two.
349
* - The size of TLB1 may not exceed 64 entries.
350
* - TLB0 supports 4 KiB pages.
351
* - The page sizes supported by TLB1 are as indicated by
352
* TLB1CFG (if MMUCFG[MAVN] = 0) or TLB1PS (if MMUCFG[MAVN] = 1)
353
* as returned by KVM_GET_SREGS.
354
* - TLB2 and TLB3 are reserved, and their entries in tlb_sizes[]
355
* and tlb_ways[] must be zero.
357
* tlb_ways[n] = tlb_sizes[n] means the array is fully associative.
359
* KVM will adjust TLBnCFG based on the sizes configured here,
360
* though arrays greater than 2048 entries will have TLBnCFG[NENTRY]
368
/* For KVM_PPC_GET_HTAB_FD */
369
struct kvm_get_htab_fd {
375
/* Values for kvm_get_htab_fd.flags */
376
#define KVM_GET_HTAB_BOLTED_ONLY ((__u64)0x1)
377
#define KVM_GET_HTAB_WRITE ((__u64)0x2)
380
* Data read on the file descriptor is formatted as a series of
381
* records, each consisting of a header followed by a series of
382
* `n_valid' HPTEs (16 bytes each), which are all valid. Following
383
* those valid HPTEs there are `n_invalid' invalid HPTEs, which
384
* are not represented explicitly in the stream. The same format
385
* is used for writing.
387
struct kvm_get_htab_header {
393
/* Per-vcpu XICS interrupt controller state */
394
#define KVM_REG_PPC_ICP_STATE (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8c)
396
#define KVM_REG_PPC_ICP_CPPR_SHIFT 56 /* current proc priority */
397
#define KVM_REG_PPC_ICP_CPPR_MASK 0xff
398
#define KVM_REG_PPC_ICP_XISR_SHIFT 32 /* interrupt status field */
399
#define KVM_REG_PPC_ICP_XISR_MASK 0xffffff
400
#define KVM_REG_PPC_ICP_MFRR_SHIFT 24 /* pending IPI priority */
401
#define KVM_REG_PPC_ICP_MFRR_MASK 0xff
402
#define KVM_REG_PPC_ICP_PPRI_SHIFT 16 /* pending irq priority */
403
#define KVM_REG_PPC_ICP_PPRI_MASK 0xff
405
/* Device control API: PPC-specific devices */
406
#define KVM_DEV_MPIC_GRP_MISC 1
407
#define KVM_DEV_MPIC_BASE_ADDR 0 /* 64-bit */
409
#define KVM_DEV_MPIC_GRP_REGISTER 2 /* 32-bit */
410
#define KVM_DEV_MPIC_GRP_IRQ_ACTIVE 3 /* 32-bit */
412
/* One-Reg API: PPC-specific registers */
413
#define KVM_REG_PPC_HIOR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x1)
414
#define KVM_REG_PPC_IAC1 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x2)
415
#define KVM_REG_PPC_IAC2 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x3)
416
#define KVM_REG_PPC_IAC3 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x4)
417
#define KVM_REG_PPC_IAC4 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x5)
418
#define KVM_REG_PPC_DAC1 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x6)
419
#define KVM_REG_PPC_DAC2 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x7)
420
#define KVM_REG_PPC_DABR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8)
421
#define KVM_REG_PPC_DSCR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x9)
422
#define KVM_REG_PPC_PURR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa)
423
#define KVM_REG_PPC_SPURR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb)
424
#define KVM_REG_PPC_DAR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc)
425
#define KVM_REG_PPC_DSISR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xd)
426
#define KVM_REG_PPC_AMR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xe)
427
#define KVM_REG_PPC_UAMOR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xf)
429
#define KVM_REG_PPC_MMCR0 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x10)
430
#define KVM_REG_PPC_MMCR1 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x11)
431
#define KVM_REG_PPC_MMCRA (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x12)
433
#define KVM_REG_PPC_PMC1 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x18)
434
#define KVM_REG_PPC_PMC2 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x19)
435
#define KVM_REG_PPC_PMC3 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1a)
436
#define KVM_REG_PPC_PMC4 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1b)
437
#define KVM_REG_PPC_PMC5 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1c)
438
#define KVM_REG_PPC_PMC6 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1d)
439
#define KVM_REG_PPC_PMC7 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1e)
440
#define KVM_REG_PPC_PMC8 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1f)
442
/* 32 floating-point registers */
443
#define KVM_REG_PPC_FPR0 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x20)
444
#define KVM_REG_PPC_FPR(n) (KVM_REG_PPC_FPR0 + (n))
445
#define KVM_REG_PPC_FPR31 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x3f)
447
/* 32 VMX/Altivec vector registers */
448
#define KVM_REG_PPC_VR0 (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x40)
449
#define KVM_REG_PPC_VR(n) (KVM_REG_PPC_VR0 + (n))
450
#define KVM_REG_PPC_VR31 (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x5f)
452
/* 32 double-width FP registers for VSX */
453
/* High-order halves overlap with FP regs */
454
#define KVM_REG_PPC_VSR0 (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x60)
455
#define KVM_REG_PPC_VSR(n) (KVM_REG_PPC_VSR0 + (n))
456
#define KVM_REG_PPC_VSR31 (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x7f)
458
/* FP and vector status/control registers */
459
#define KVM_REG_PPC_FPSCR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x80)
460
#define KVM_REG_PPC_VSCR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x81)
462
/* Virtual processor areas */
463
/* For SLB & DTL, address in high (first) half, length in low half */
464
#define KVM_REG_PPC_VPA_ADDR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x82)
465
#define KVM_REG_PPC_VPA_SLB (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x83)
466
#define KVM_REG_PPC_VPA_DTL (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x84)
468
#define KVM_REG_PPC_EPCR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x85)
469
#define KVM_REG_PPC_EPR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x86)
471
/* Timer Status Register OR/CLEAR interface */
472
#define KVM_REG_PPC_OR_TSR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x87)
473
#define KVM_REG_PPC_CLEAR_TSR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x88)
474
#define KVM_REG_PPC_TCR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x89)
475
#define KVM_REG_PPC_TSR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8a)
477
/* Debugging: Special instruction for software breakpoint */
478
#define KVM_REG_PPC_DEBUG_INST (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8b)
481
#define KVM_REG_PPC_MAS0 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8c)
482
#define KVM_REG_PPC_MAS1 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8d)
483
#define KVM_REG_PPC_MAS2 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8e)
484
#define KVM_REG_PPC_MAS7_3 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8f)
485
#define KVM_REG_PPC_MAS4 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x90)
486
#define KVM_REG_PPC_MAS6 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x91)
487
#define KVM_REG_PPC_MMUCFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x92)
489
* TLBnCFG fields TLBnCFG_N_ENTRY and TLBnCFG_ASSOC can be changed only using
490
* KVM_CAP_SW_TLB ioctl
492
#define KVM_REG_PPC_TLB0CFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x93)
493
#define KVM_REG_PPC_TLB1CFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x94)
494
#define KVM_REG_PPC_TLB2CFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x95)
495
#define KVM_REG_PPC_TLB3CFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x96)
496
#define KVM_REG_PPC_TLB0PS (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x97)
497
#define KVM_REG_PPC_TLB1PS (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x98)
498
#define KVM_REG_PPC_TLB2PS (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x99)
499
#define KVM_REG_PPC_TLB3PS (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9a)
500
#define KVM_REG_PPC_EPTCFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9b)
502
/* PPC64 eXternal Interrupt Controller Specification */
503
#define KVM_DEV_XICS_GRP_SOURCES 1 /* 64-bit source attributes */
505
/* Layout of 64-bit source attribute values */
506
#define KVM_XICS_DESTINATION_SHIFT 0
507
#define KVM_XICS_DESTINATION_MASK 0xffffffffULL
508
#define KVM_XICS_PRIORITY_SHIFT 32
509
#define KVM_XICS_PRIORITY_MASK 0xff
510
#define KVM_XICS_LEVEL_SENSITIVE (1ULL << 40)
511
#define KVM_XICS_MASKED (1ULL << 41)
512
#define KVM_XICS_PENDING (1ULL << 42)
514
#endif /* __LINUX_KVM_POWERPC_H */