3
#include "sysemu/kvm.h"
6
static bool vfp_needed(void *opaque)
9
CPUARMState *env = &cpu->env;
11
return arm_feature(env, ARM_FEATURE_VFP);
14
static int get_fpscr(QEMUFile *f, void *opaque, size_t size)
17
CPUARMState *env = &cpu->env;
18
uint32_t val = qemu_get_be32(f);
20
vfp_set_fpscr(env, val);
24
static void put_fpscr(QEMUFile *f, void *opaque, size_t size)
27
CPUARMState *env = &cpu->env;
29
qemu_put_be32(f, vfp_get_fpscr(env));
32
static const VMStateInfo vmstate_fpscr = {
38
static const VMStateDescription vmstate_vfp = {
41
.minimum_version_id = 3,
42
.minimum_version_id_old = 3,
43
.fields = (VMStateField[]) {
44
VMSTATE_FLOAT64_ARRAY(env.vfp.regs, ARMCPU, 64),
45
/* The xregs array is a little awkward because element 1 (FPSCR)
46
* requires a specific accessor, so we have to split it up in
49
VMSTATE_UINT32(env.vfp.xregs[0], ARMCPU),
50
VMSTATE_UINT32_SUB_ARRAY(env.vfp.xregs, ARMCPU, 2, 14),
54
.size = sizeof(uint32_t),
55
.info = &vmstate_fpscr,
63
static bool iwmmxt_needed(void *opaque)
66
CPUARMState *env = &cpu->env;
68
return arm_feature(env, ARM_FEATURE_IWMMXT);
71
static const VMStateDescription vmstate_iwmmxt = {
74
.minimum_version_id = 1,
75
.minimum_version_id_old = 1,
76
.fields = (VMStateField[]) {
77
VMSTATE_UINT64_ARRAY(env.iwmmxt.regs, ARMCPU, 16),
78
VMSTATE_UINT32_ARRAY(env.iwmmxt.cregs, ARMCPU, 16),
83
static bool m_needed(void *opaque)
86
CPUARMState *env = &cpu->env;
88
return arm_feature(env, ARM_FEATURE_M);
91
const VMStateDescription vmstate_m = {
94
.minimum_version_id = 1,
95
.minimum_version_id_old = 1,
96
.fields = (VMStateField[]) {
97
VMSTATE_UINT32(env.v7m.other_sp, ARMCPU),
98
VMSTATE_UINT32(env.v7m.vecbase, ARMCPU),
99
VMSTATE_UINT32(env.v7m.basepri, ARMCPU),
100
VMSTATE_UINT32(env.v7m.control, ARMCPU),
101
VMSTATE_INT32(env.v7m.current_sp, ARMCPU),
102
VMSTATE_INT32(env.v7m.exception, ARMCPU),
103
VMSTATE_END_OF_LIST()
107
static bool thumb2ee_needed(void *opaque)
109
ARMCPU *cpu = opaque;
110
CPUARMState *env = &cpu->env;
112
return arm_feature(env, ARM_FEATURE_THUMB2EE);
115
static const VMStateDescription vmstate_thumb2ee = {
116
.name = "cpu/thumb2ee",
118
.minimum_version_id = 1,
119
.minimum_version_id_old = 1,
120
.fields = (VMStateField[]) {
121
VMSTATE_UINT32(env.teecr, ARMCPU),
122
VMSTATE_UINT32(env.teehbr, ARMCPU),
123
VMSTATE_END_OF_LIST()
127
static int get_cpsr(QEMUFile *f, void *opaque, size_t size)
129
ARMCPU *cpu = opaque;
130
CPUARMState *env = &cpu->env;
131
uint32_t val = qemu_get_be32(f);
133
/* Avoid mode switch when restoring CPSR */
134
env->uncached_cpsr = val & CPSR_M;
135
cpsr_write(env, val, 0xffffffff);
139
static void put_cpsr(QEMUFile *f, void *opaque, size_t size)
141
ARMCPU *cpu = opaque;
142
CPUARMState *env = &cpu->env;
144
qemu_put_be32(f, cpsr_read(env));
147
static const VMStateInfo vmstate_cpsr = {
153
static void cpu_pre_save(void *opaque)
155
ARMCPU *cpu = opaque;
158
if (!write_kvmstate_to_list(cpu)) {
159
/* This should never fail */
163
if (!write_cpustate_to_list(cpu)) {
164
/* This should never fail. */
169
cpu->cpreg_vmstate_array_len = cpu->cpreg_array_len;
170
memcpy(cpu->cpreg_vmstate_indexes, cpu->cpreg_indexes,
171
cpu->cpreg_array_len * sizeof(uint64_t));
172
memcpy(cpu->cpreg_vmstate_values, cpu->cpreg_values,
173
cpu->cpreg_array_len * sizeof(uint64_t));
176
static int cpu_post_load(void *opaque, int version_id)
178
ARMCPU *cpu = opaque;
181
/* Update the values list from the incoming migration data.
182
* Anything in the incoming data which we don't know about is
183
* a migration failure; anything we know about but the incoming
184
* data doesn't specify retains its current (reset) value.
185
* The indexes list remains untouched -- we only inspect the
186
* incoming migration index list so we can match the values array
187
* entries with the right slots in our own values array.
190
for (i = 0, v = 0; i < cpu->cpreg_array_len
191
&& v < cpu->cpreg_vmstate_array_len; i++) {
192
if (cpu->cpreg_vmstate_indexes[v] > cpu->cpreg_indexes[i]) {
193
/* register in our list but not incoming : skip it */
196
if (cpu->cpreg_vmstate_indexes[v] < cpu->cpreg_indexes[i]) {
197
/* register in their list but not ours: fail migration */
200
/* matching register, copy the value over */
201
cpu->cpreg_values[i] = cpu->cpreg_vmstate_values[v];
206
if (!write_list_to_kvmstate(cpu)) {
209
/* Note that it's OK for the TCG side not to know about
210
* every register in the list; KVM is authoritative if
213
write_list_to_cpustate(cpu);
215
if (!write_list_to_cpustate(cpu)) {
223
const VMStateDescription vmstate_arm_cpu = {
226
.minimum_version_id = 13,
227
.minimum_version_id_old = 13,
228
.pre_save = cpu_pre_save,
229
.post_load = cpu_post_load,
230
.fields = (VMStateField[]) {
231
VMSTATE_UINT32_ARRAY(env.regs, ARMCPU, 16),
235
.size = sizeof(uint32_t),
236
.info = &vmstate_cpsr,
240
VMSTATE_UINT32(env.spsr, ARMCPU),
241
VMSTATE_UINT32_ARRAY(env.banked_spsr, ARMCPU, 6),
242
VMSTATE_UINT32_ARRAY(env.banked_r13, ARMCPU, 6),
243
VMSTATE_UINT32_ARRAY(env.banked_r14, ARMCPU, 6),
244
VMSTATE_UINT32_ARRAY(env.usr_regs, ARMCPU, 5),
245
VMSTATE_UINT32_ARRAY(env.fiq_regs, ARMCPU, 5),
246
/* The length-check must come before the arrays to avoid
247
* incoming data possibly overflowing the array.
249
VMSTATE_INT32_LE(cpreg_vmstate_array_len, ARMCPU),
250
VMSTATE_VARRAY_INT32(cpreg_vmstate_indexes, ARMCPU,
251
cpreg_vmstate_array_len,
252
0, vmstate_info_uint64, uint64_t),
253
VMSTATE_VARRAY_INT32(cpreg_vmstate_values, ARMCPU,
254
cpreg_vmstate_array_len,
255
0, vmstate_info_uint64, uint64_t),
256
VMSTATE_UINT32(env.exclusive_addr, ARMCPU),
257
VMSTATE_UINT32(env.exclusive_val, ARMCPU),
258
VMSTATE_UINT32(env.exclusive_high, ARMCPU),
259
VMSTATE_UINT64(env.features, ARMCPU),
260
VMSTATE_TIMER(gt_timer[GTIMER_PHYS], ARMCPU),
261
VMSTATE_TIMER(gt_timer[GTIMER_VIRT], ARMCPU),
262
VMSTATE_END_OF_LIST()
264
.subsections = (VMStateSubsection[]) {
266
.vmsd = &vmstate_vfp,
267
.needed = vfp_needed,
269
.vmsd = &vmstate_iwmmxt,
270
.needed = iwmmxt_needed,
275
.vmsd = &vmstate_thumb2ee,
276
.needed = thumb2ee_needed,