~ubuntu-branches/ubuntu/natty/mesa/natty-proposed

« back to all changes in this revision

Viewing changes to src/mesa/drivers/dri/i965/brw_structs.h

  • Committer: Bazaar Package Importer
  • Author(s): Robert Hooker, Robert Hooker, Christopher James Halse Rogers
  • Date: 2010-09-14 08:55:40 UTC
  • mfrom: (1.2.28 upstream)
  • Revision ID: james.westby@ubuntu.com-20100914085540-m4fpl0hdjlfd4jgz
Tags: 7.9~git20100909-0ubuntu1
[ Robert Hooker ]
* New upstream git snapshot up to commit 94118fe2d4b1e5 (LP: #631413)
* New features include ATI HD5xxx series support in r600, and a vastly
  improved glsl compiler.
* Remove pre-generated .pc's, use the ones generated at build time
  instead.
* Remove all references to mesa-utils now that its no longer shipped
  with the mesa source.
* Disable the experimental ARB_fragment_shader option by default on
  i915, it exposes incomplete functionality that breaks KDE compositing
  among other things. It can be enabled via driconf still. (LP: #628930).

[ Christopher James Halse Rogers ]
* debian/patches/04_osmesa_version.diff:
  - Refresh for new upstream
* Bugs fixed in this release:
  - Fixes severe rendering corruption in Unity on radeon (LP: #628727,
    LP: #596292, LP: #599741, LP: #630315, LP: #613694, LP: #599741).
  - Also fixes rendering in gnome-shell (LP: #578619).
  - Flickering in OpenGL apps on radeon (LP: #626943, LP: #610541).
  - Provides preliminary support for new intel chips (LP: #601052).
* debian/rules:
  - Update configure flags to match upstream reshuffling.
  - Explicitly remove gallium DRI drivers that we don't want to ship.
* Update debian/gbp.conf for this Maverick-specific packaging
* libegl1-mesa-dri-x11,kms: There are no longer separate kms or x11 drivers
  for EGL, libegl1-mesa-drivers now contains a single driver that provides
  both backends.

Show diffs side-by-side

added added

removed removed

Lines of Context:
278
278
   struct header header;
279
279
 
280
280
   struct {
281
 
      GLuint aa_coverage_scope:8;
 
281
      GLuint aa_coverage_slope:8;
282
282
      GLuint pad0:8;
283
283
      GLuint aa_coverage_bias:8;
284
284
      GLuint pad1:8;
750
750
   } ds1;
751
751
 
752
752
   struct {
753
 
      GLuint pad0:25;
 
753
      GLuint pad0:26;
754
754
      GLuint depth_write_enable:1;
755
755
      GLuint depth_test_func:3;
756
756
      GLuint pad1:1;
1305
1305
      GLuint access_mode:1;
1306
1306
      GLuint mask_control:1;
1307
1307
      GLuint dependency_control:2;
1308
 
      GLuint compression_control:2;
 
1308
      GLuint compression_control:2; /* gen6: quater control */
1309
1309
      GLuint thread_control:2;
1310
1310
      GLuint predicate_control:4;
1311
1311
      GLuint predicate_inverse:1;
1312
1312
      GLuint execution_size:3;
1313
1313
      GLuint destreg__conditionalmod:4; /* destreg - send, conditionalmod - others */
1314
 
      GLuint pad0:2;
 
1314
      GLuint acc_wr_control:1;
 
1315
      GLuint cmpt_control:1;
1315
1316
      GLuint debug_control:1;
1316
1317
      GLuint saturate:1;
1317
1318
   } header;
1359
1360
         GLuint dest_writemask:4;
1360
1361
         GLuint dest_subreg_nr:1;
1361
1362
         GLuint dest_reg_nr:8;
1362
 
         GLuint pad1:2;
 
1363
         GLuint dest_horiz_stride:2;
1363
1364
         GLuint dest_address_mode:1;
1364
1365
      } da16;
1365
1366
 
1373
1374
         GLuint dest_writemask:4;
1374
1375
         GLint dest_indirect_offset:6;
1375
1376
         GLuint dest_subreg_nr:3;
1376
 
         GLuint pad1:2;
 
1377
         GLuint dest_horiz_stride:2;
1377
1378
         GLuint dest_address_mode:1;
1378
1379
      } ia16;
1379
1380
   } bits1;
1657
1658
         GLuint end_of_thread:1;
1658
1659
      } dp_write_gen5;
1659
1660
 
1660
 
      struct {
1661
 
         GLuint pad:16;
 
1661
      /* Sandybridge DP for sample cache, constant cache, render cache */
 
1662
      struct {
 
1663
         GLuint binding_table_index:8;
 
1664
         GLuint msg_control:5;
 
1665
         GLuint msg_type:3;
 
1666
         GLuint pad0:3;
 
1667
         GLuint header_present:1;
 
1668
         GLuint response_length:5;
 
1669
         GLuint msg_length:4;
 
1670
         GLuint pad1:2;
 
1671
         GLuint end_of_thread:1;
 
1672
      } dp_sampler_const_cache;
 
1673
 
 
1674
      struct {
 
1675
         GLuint binding_table_index:8;
 
1676
         GLuint msg_control:3;
 
1677
         GLuint slot_group_select:1;
 
1678
         GLuint pixel_scoreboard_clear:1;
 
1679
         GLuint msg_type:4;
 
1680
         GLuint send_commit_msg:1;
 
1681
         GLuint pad0:1;
 
1682
         GLuint header_present:1;
 
1683
         GLuint response_length:5;
 
1684
         GLuint msg_length:4;
 
1685
         GLuint pad1:2;
 
1686
         GLuint end_of_thread:1;
 
1687
      } dp_render_cache;
 
1688
 
 
1689
      struct {
 
1690
         GLuint function_control:16;
1662
1691
         GLuint response_length:4;
1663
1692
         GLuint msg_length:4;
1664
1693
         GLuint msg_target:4;
1666
1695
         GLuint end_of_thread:1;
1667
1696
      } generic;
1668
1697
 
 
1698
      /* Of this struct, only end_of_thread is not present for gen6. */
1669
1699
      struct {
1670
 
         GLuint pad:19;
 
1700
         GLuint function_control:19;
1671
1701
         GLuint header_present:1;
1672
1702
         GLuint response_length:5;
1673
1703
         GLuint msg_length:4;