28
28
#include "exec/ioport.h"
30
30
#include "exec/memory.h"
32
/***********************************************************/
35
//#define DEBUG_UNUSED_IOPORT
31
#include "exec/address-spaces.h"
36
33
//#define DEBUG_IOPORT
38
#ifdef DEBUG_UNUSED_IOPORT
39
# define LOG_UNUSED_IOPORT(fmt, ...) fprintf(stderr, fmt, ## __VA_ARGS__)
41
# define LOG_UNUSED_IOPORT(fmt, ...) do{ } while (0)
44
35
#ifdef DEBUG_IOPORT
45
36
# define LOG_IOPORT(...) qemu_log_mask(CPU_LOG_IOPORT, ## __VA_ARGS__)
47
38
# define LOG_IOPORT(...) do { } while (0)
50
/* XXX: use a two level table to limit memory usage */
52
static void *ioport_opaque[MAX_IOPORTS];
53
static IOPortReadFunc *ioport_read_table[3][MAX_IOPORTS];
54
static IOPortWriteFunc *ioport_write_table[3][MAX_IOPORTS];
55
static IOPortDestructor *ioport_destructor_table[MAX_IOPORTS];
57
static IOPortReadFunc default_ioport_readb, default_ioport_readw, default_ioport_readl;
58
static IOPortWriteFunc default_ioport_writeb, default_ioport_writew, default_ioport_writel;
60
static uint32_t ioport_read(int index, uint32_t address)
62
static IOPortReadFunc * const default_func[3] = {
67
IOPortReadFunc *func = ioport_read_table[index][address];
69
func = default_func[index];
70
return func(ioport_opaque[address], address);
73
static void ioport_write(int index, uint32_t address, uint32_t data)
75
static IOPortWriteFunc * const default_func[3] = {
76
default_ioport_writeb,
77
default_ioport_writew,
80
IOPortWriteFunc *func = ioport_write_table[index][address];
82
func = default_func[index];
83
func(ioport_opaque[address], address, data);
86
static uint32_t default_ioport_readb(void *opaque, uint32_t address)
88
LOG_UNUSED_IOPORT("unused inb: port=0x%04"PRIx32"\n", address);
92
static void default_ioport_writeb(void *opaque, uint32_t address, uint32_t data)
94
LOG_UNUSED_IOPORT("unused outb: port=0x%04"PRIx32" data=0x%02"PRIx32"\n",
98
/* default is to make two byte accesses */
99
static uint32_t default_ioport_readw(void *opaque, uint32_t address)
102
data = ioport_read(0, address);
103
address = (address + 1) & IOPORTS_MASK;
104
data |= ioport_read(0, address) << 8;
108
static void default_ioport_writew(void *opaque, uint32_t address, uint32_t data)
110
ioport_write(0, address, data & 0xff);
111
address = (address + 1) & IOPORTS_MASK;
112
ioport_write(0, address, (data >> 8) & 0xff);
115
static uint32_t default_ioport_readl(void *opaque, uint32_t address)
117
LOG_UNUSED_IOPORT("unused inl: port=0x%04"PRIx32"\n", address);
121
static void default_ioport_writel(void *opaque, uint32_t address, uint32_t data)
123
LOG_UNUSED_IOPORT("unused outl: port=0x%04"PRIx32" data=0x%02"PRIx32"\n",
127
static int ioport_bsize(int size, int *bsize)
131
} else if (size == 2) {
133
} else if (size == 4) {
141
/* size is the word size in byte */
142
int register_ioport_read(pio_addr_t start, int length, int size,
143
IOPortReadFunc *func, void *opaque)
147
if (ioport_bsize(size, &bsize)) {
148
hw_error("register_ioport_read: invalid size");
151
for(i = start; i < start + length; ++i) {
152
ioport_read_table[bsize][i] = func;
153
if (ioport_opaque[i] != NULL && ioport_opaque[i] != opaque)
154
hw_error("register_ioport_read: invalid opaque for address 0x%x",
156
ioport_opaque[i] = opaque;
161
/* size is the word size in byte */
162
int register_ioport_write(pio_addr_t start, int length, int size,
163
IOPortWriteFunc *func, void *opaque)
167
if (ioport_bsize(size, &bsize)) {
168
hw_error("register_ioport_write: invalid size");
171
for(i = start; i < start + length; ++i) {
172
ioport_write_table[bsize][i] = func;
173
if (ioport_opaque[i] != NULL && ioport_opaque[i] != opaque)
174
hw_error("register_ioport_write: invalid opaque for address 0x%x",
176
ioport_opaque[i] = opaque;
181
static uint32_t ioport_readb_thunk(void *opaque, uint32_t addr)
183
IORange *ioport = opaque;
186
ioport->ops->read(ioport, addr - ioport->base, 1, &data);
190
static uint32_t ioport_readw_thunk(void *opaque, uint32_t addr)
192
IORange *ioport = opaque;
195
ioport->ops->read(ioport, addr - ioport->base, 2, &data);
199
static uint32_t ioport_readl_thunk(void *opaque, uint32_t addr)
201
IORange *ioport = opaque;
204
ioport->ops->read(ioport, addr - ioport->base, 4, &data);
208
static void ioport_writeb_thunk(void *opaque, uint32_t addr, uint32_t data)
210
IORange *ioport = opaque;
212
ioport->ops->write(ioport, addr - ioport->base, 1, data);
215
static void ioport_writew_thunk(void *opaque, uint32_t addr, uint32_t data)
217
IORange *ioport = opaque;
219
ioport->ops->write(ioport, addr - ioport->base, 2, data);
222
static void ioport_writel_thunk(void *opaque, uint32_t addr, uint32_t data)
224
IORange *ioport = opaque;
226
ioport->ops->write(ioport, addr - ioport->base, 4, data);
229
static void iorange_destructor_thunk(void *opaque)
231
IORange *iorange = opaque;
233
if (iorange->ops->destructor) {
234
iorange->ops->destructor(iorange);
238
void ioport_register(IORange *ioport)
240
register_ioport_read(ioport->base, ioport->len, 1,
241
ioport_readb_thunk, ioport);
242
register_ioport_read(ioport->base, ioport->len, 2,
243
ioport_readw_thunk, ioport);
244
register_ioport_read(ioport->base, ioport->len, 4,
245
ioport_readl_thunk, ioport);
246
register_ioport_write(ioport->base, ioport->len, 1,
247
ioport_writeb_thunk, ioport);
248
register_ioport_write(ioport->base, ioport->len, 2,
249
ioport_writew_thunk, ioport);
250
register_ioport_write(ioport->base, ioport->len, 4,
251
ioport_writel_thunk, ioport);
252
ioport_destructor_table[ioport->base] = iorange_destructor_thunk;
255
void isa_unassign_ioport(pio_addr_t start, int length)
259
if (ioport_destructor_table[start]) {
260
ioport_destructor_table[start](ioport_opaque[start]);
261
ioport_destructor_table[start] = NULL;
263
for(i = start; i < start + length; i++) {
264
ioport_read_table[0][i] = NULL;
265
ioport_read_table[1][i] = NULL;
266
ioport_read_table[2][i] = NULL;
268
ioport_write_table[0][i] = NULL;
269
ioport_write_table[1][i] = NULL;
270
ioport_write_table[2][i] = NULL;
272
ioport_opaque[i] = NULL;
276
bool isa_is_ioport_assigned(pio_addr_t start)
278
return (ioport_read_table[0][start] || ioport_write_table[0][start] ||
279
ioport_read_table[1][start] || ioport_write_table[1][start] ||
280
ioport_read_table[2][start] || ioport_write_table[2][start]);
283
/***********************************************************/
41
typedef struct MemoryRegionPortioList {
44
MemoryRegionPortio ports[];
45
} MemoryRegionPortioList;
47
static uint64_t unassigned_io_read(void *opaque, hwaddr addr, unsigned size)
52
static void unassigned_io_write(void *opaque, hwaddr addr, uint64_t val,
57
const MemoryRegionOps unassigned_io_ops = {
58
.read = unassigned_io_read,
59
.write = unassigned_io_write,
60
.endianness = DEVICE_NATIVE_ENDIAN,
285
63
void cpu_outb(pio_addr_t addr, uint8_t val)
287
65
LOG_IOPORT("outb: %04"FMT_pioaddr" %02"PRIx8"\n", addr, val);
288
66
trace_cpu_out(addr, val);
289
ioport_write(0, addr, val);
67
address_space_write(&address_space_io, addr, &val, 1);
292
70
void cpu_outw(pio_addr_t addr, uint16_t val)
294
74
LOG_IOPORT("outw: %04"FMT_pioaddr" %04"PRIx16"\n", addr, val);
295
75
trace_cpu_out(addr, val);
296
ioport_write(1, addr, val);
77
address_space_write(&address_space_io, addr, buf, 2);
299
80
void cpu_outl(pio_addr_t addr, uint32_t val)
301
84
LOG_IOPORT("outl: %04"FMT_pioaddr" %08"PRIx32"\n", addr, val);
302
85
trace_cpu_out(addr, val);
303
ioport_write(2, addr, val);
87
address_space_write(&address_space_io, addr, buf, 4);
306
90
uint8_t cpu_inb(pio_addr_t addr)
309
val = ioport_read(0, addr);
94
address_space_read(&address_space_io, addr, &val, 1);
310
95
trace_cpu_in(addr, val);
311
96
LOG_IOPORT("inb : %04"FMT_pioaddr" %02"PRIx8"\n", addr, val);
343
135
piolist->ports = callbacks;
345
137
piolist->regions = g_new0(MemoryRegion *, n);
346
piolist->aliases = g_new0(MemoryRegion *, n);
347
138
piolist->address_space = NULL;
348
139
piolist->opaque = opaque;
140
piolist->owner = owner;
349
141
piolist->name = name;
352
144
void portio_list_destroy(PortioList *piolist)
354
146
g_free(piolist->regions);
355
g_free(piolist->aliases);
149
static const MemoryRegionPortio *find_portio(MemoryRegionPortioList *mrpio,
150
uint64_t offset, unsigned size,
153
const MemoryRegionPortio *mrp;
155
for (mrp = mrpio->ports; mrp->size; ++mrp) {
156
if (offset >= mrp->offset && offset < mrp->offset + mrp->len &&
158
(write ? (bool)mrp->write : (bool)mrp->read)) {
165
static uint64_t portio_read(void *opaque, hwaddr addr, unsigned size)
167
MemoryRegionPortioList *mrpio = opaque;
168
const MemoryRegionPortio *mrp = find_portio(mrpio, addr, size, false);
171
data = ((uint64_t)1 << (size * 8)) - 1;
173
data = mrp->read(mrpio->portio_opaque, mrp->base + addr);
174
} else if (size == 2) {
175
mrp = find_portio(mrpio, addr, 1, false);
177
data = mrp->read(mrpio->portio_opaque, mrp->base + addr) |
178
(mrp->read(mrpio->portio_opaque, mrp->base + addr + 1) << 8);
183
static void portio_write(void *opaque, hwaddr addr, uint64_t data,
186
MemoryRegionPortioList *mrpio = opaque;
187
const MemoryRegionPortio *mrp = find_portio(mrpio, addr, size, true);
190
mrp->write(mrpio->portio_opaque, mrp->base + addr, data);
191
} else if (size == 2) {
192
mrp = find_portio(mrpio, addr, 1, true);
194
mrp->write(mrpio->portio_opaque, mrp->base + addr, data & 0xff);
195
mrp->write(mrpio->portio_opaque, mrp->base + addr + 1, data >> 8);
199
static const MemoryRegionOps portio_ops = {
201
.write = portio_write,
202
.endianness = DEVICE_LITTLE_ENDIAN,
203
.valid.unaligned = true,
204
.impl.unaligned = true,
358
207
static void portio_list_add_1(PortioList *piolist,
359
208
const MemoryRegionPortio *pio_init,
360
209
unsigned count, unsigned start,
361
210
unsigned off_low, unsigned off_high)
363
MemoryRegionPortio *pio;
364
MemoryRegionOps *ops;
365
MemoryRegion *region, *alias;
212
MemoryRegionPortioList *mrpio;
368
215
/* Copy the sub-list and null-terminate it. */
369
pio = g_new(MemoryRegionPortio, count + 1);
370
memcpy(pio, pio_init, sizeof(MemoryRegionPortio) * count);
371
memset(pio + count, 0, sizeof(MemoryRegionPortio));
216
mrpio = g_malloc0(sizeof(MemoryRegionPortioList) +
217
sizeof(MemoryRegionPortio) * (count + 1));
218
mrpio->portio_opaque = piolist->opaque;
219
memcpy(mrpio->ports, pio_init, sizeof(MemoryRegionPortio) * count);
220
memset(mrpio->ports + count, 0, sizeof(MemoryRegionPortio));
373
222
/* Adjust the offsets to all be zero-based for the region. */
374
223
for (i = 0; i < count; ++i) {
375
pio[i].offset -= off_low;
224
mrpio->ports[i].offset -= off_low;
225
mrpio->ports[i].base = start + off_low;
378
ops = g_new0(MemoryRegionOps, 1);
379
ops->old_portio = pio;
381
region = g_new(MemoryRegion, 1);
382
alias = g_new(MemoryRegion, 1);
384
229
* Use an alias so that the callback is called with an absolute address,
385
230
* rather than an offset relative to to start + off_low.
387
memory_region_init_io(region, ops, piolist->opaque, piolist->name,
389
memory_region_init_alias(alias, piolist->name,
390
region, start + off_low, off_high - off_low);
232
memory_region_init_io(&mrpio->mr, piolist->owner, &portio_ops, mrpio,
233
piolist->name, off_high - off_low);
391
234
memory_region_add_subregion(piolist->address_space,
392
start + off_low, alias);
393
piolist->regions[piolist->nr] = region;
394
piolist->aliases[piolist->nr] = alias;
235
start + off_low, &mrpio->mr);
236
piolist->regions[piolist->nr] = &mrpio->mr;