4
* Copyright (c) 2003-2005 Fabrice Bellard
5
* Copyright (c) 2013 SUSE LINUX Products GmbH
7
* This library is free software; you can redistribute it and/or
8
* modify it under the terms of the GNU Lesser General Public
9
* License as published by the Free Software Foundation; either
10
* version 2 of the License, or (at your option) any later version.
12
* This library is distributed in the hope that it will be useful,
13
* but WITHOUT ANY WARRANTY; without even the implied warranty of
14
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15
* Lesser General Public License for more details.
17
* You should have received a copy of the GNU Lesser General Public
18
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
21
#include "qemu-common.h"
22
#include "exec/gdbstub.h"
24
int mips_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
26
MIPSCPU *cpu = MIPS_CPU(cs);
27
CPUMIPSState *env = &cpu->env;
30
return gdb_get_regl(mem_buf, env->active_tc.gpr[n]);
32
if (env->CP0_Config1 & (1 << CP0C1_FP)) {
33
if (n >= 38 && n < 70) {
34
if (env->CP0_Status & (1 << CP0St_FR)) {
35
return gdb_get_regl(mem_buf,
36
env->active_fpu.fpr[n - 38].d);
38
return gdb_get_regl(mem_buf,
39
env->active_fpu.fpr[n - 38].w[FP_ENDIAN_IDX]);
44
return gdb_get_regl(mem_buf, (int32_t)env->active_fpu.fcr31);
46
return gdb_get_regl(mem_buf, (int32_t)env->active_fpu.fcr0);
51
return gdb_get_regl(mem_buf, (int32_t)env->CP0_Status);
53
return gdb_get_regl(mem_buf, env->active_tc.LO[0]);
55
return gdb_get_regl(mem_buf, env->active_tc.HI[0]);
57
return gdb_get_regl(mem_buf, env->CP0_BadVAddr);
59
return gdb_get_regl(mem_buf, (int32_t)env->CP0_Cause);
61
return gdb_get_regl(mem_buf, env->active_tc.PC |
62
!!(env->hflags & MIPS_HFLAG_M16));
64
return gdb_get_regl(mem_buf, 0); /* fp */
66
return gdb_get_regl(mem_buf, (int32_t)env->CP0_PRid);
68
if (n >= 73 && n <= 88) {
69
/* 16 embedded regs. */
70
return gdb_get_regl(mem_buf, 0);
76
/* convert MIPS rounding mode in FCR31 to IEEE library */
77
static unsigned int ieee_rm[] = {
78
float_round_nearest_even,
83
#define RESTORE_ROUNDING_MODE \
84
set_float_rounding_mode(ieee_rm[env->active_fpu.fcr31 & 3], \
85
&env->active_fpu.fp_status)
87
int mips_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
89
MIPSCPU *cpu = MIPS_CPU(cs);
90
CPUMIPSState *env = &cpu->env;
93
tmp = ldtul_p(mem_buf);
96
env->active_tc.gpr[n] = tmp;
97
return sizeof(target_ulong);
99
if (env->CP0_Config1 & (1 << CP0C1_FP)
100
&& n >= 38 && n < 73) {
102
if (env->CP0_Status & (1 << CP0St_FR)) {
103
env->active_fpu.fpr[n - 38].d = tmp;
105
env->active_fpu.fpr[n - 38].w[FP_ENDIAN_IDX] = tmp;
110
env->active_fpu.fcr31 = tmp & 0xFF83FFFF;
111
/* set rounding mode */
112
RESTORE_ROUNDING_MODE;
115
env->active_fpu.fcr0 = tmp;
118
return sizeof(target_ulong);
122
env->CP0_Status = tmp;
125
env->active_tc.LO[0] = tmp;
128
env->active_tc.HI[0] = tmp;
131
env->CP0_BadVAddr = tmp;
134
env->CP0_Cause = tmp;
137
env->active_tc.PC = tmp & ~(target_ulong)1;
139
env->hflags |= MIPS_HFLAG_M16;
141
env->hflags &= ~(MIPS_HFLAG_M16);
144
case 72: /* fp, ignored */
150
/* Other registers are readonly. Ignore writes. */
154
return sizeof(target_ulong);