← Back to branch summary

~ubuntu-branches/ubuntu/precise/linux-ti-omap4/precise

« back to all changes in this revision

Viewing changes to arch/arm/mach-s5p6442/include/mach/irqs.h

  • Committer: Bazaar Package Importer
  • Author(s): Paolo Pisati
  • Date: 2011-06-29 15:23:51 UTC
  • mfrom: (26.1.1 natty-proposed)
  • Revision ID: james.westby@ubuntu.com-20110629152351-xs96tm303d95rpbk
Tags: 3.0.0-1200.2
* Rebased against 3.0.0-6.7
* BSP from TI based on 3.0.0

Show diffs side-by-side

added added

removed removed

Lines of Context:
arch/arm/mach-s5p6442/include/mach/irqs.h
1
 
/* linux/arch/arm/mach-s5p6442/include/mach/irqs.h
2
 
 *
3
 
 * Copyright (c) 2010 Samsung Electronics Co., Ltd.
4
 
 *              http://www.samsung.com/
5
 
 *
6
 
 * S5P6442 - IRQ definitions
7
 
 *
8
 
 * This program is free software; you can redistribute it and/or modify
9
 
 * it under the terms of the GNU General Public License version 2 as
10
 
 * published by the Free Software Foundation.
11
 
*/
12
 
 
13
 
#ifndef __ASM_ARCH_IRQS_H
14
 
#define __ASM_ARCH_IRQS_H __FILE__
15
 
 
16
 
#include <plat/irqs.h>
17
 
 
18
 
/* VIC0 */
19
 
#define IRQ_EINT16_31           S5P_IRQ_VIC0(16)
20
 
#define IRQ_BATF                S5P_IRQ_VIC0(17)
21
 
#define IRQ_MDMA                S5P_IRQ_VIC0(18)
22
 
#define IRQ_PDMA                S5P_IRQ_VIC0(19)
23
 
#define IRQ_TIMER0_VIC          S5P_IRQ_VIC0(21)
24
 
#define IRQ_TIMER1_VIC          S5P_IRQ_VIC0(22)
25
 
#define IRQ_TIMER2_VIC          S5P_IRQ_VIC0(23)
26
 
#define IRQ_TIMER3_VIC          S5P_IRQ_VIC0(24)
27
 
#define IRQ_TIMER4_VIC          S5P_IRQ_VIC0(25)
28
 
#define IRQ_SYSTIMER            S5P_IRQ_VIC0(26)
29
 
#define IRQ_WDT                 S5P_IRQ_VIC0(27)
30
 
#define IRQ_RTC_ALARM           S5P_IRQ_VIC0(28)
31
 
#define IRQ_RTC_TIC             S5P_IRQ_VIC0(29)
32
 
#define IRQ_GPIOINT             S5P_IRQ_VIC0(30)
33
 
 
34
 
/* VIC1 */
35
 
#define IRQ_PMU                 S5P_IRQ_VIC1(0)
36
 
#define IRQ_ONENAND             S5P_IRQ_VIC1(7)
37
 
#define IRQ_UART0               S5P_IRQ_VIC1(10)
38
 
#define IRQ_UART1               S5P_IRQ_VIC1(11)
39
 
#define IRQ_UART2               S5P_IRQ_VIC1(12)
40
 
#define IRQ_SPI0                S5P_IRQ_VIC1(15)
41
 
#define IRQ_IIC                 S5P_IRQ_VIC1(19)
42
 
#define IRQ_IIC1                S5P_IRQ_VIC1(20)
43
 
#define IRQ_IIC2                S5P_IRQ_VIC1(21)
44
 
#define IRQ_OTG                 S5P_IRQ_VIC1(24)
45
 
#define IRQ_MSM                 S5P_IRQ_VIC1(25)
46
 
#define IRQ_HSMMC0              S5P_IRQ_VIC1(26)
47
 
#define IRQ_HSMMC1              S5P_IRQ_VIC1(27)
48
 
#define IRQ_HSMMC2              S5P_IRQ_VIC1(28)
49
 
#define IRQ_COMMRX              S5P_IRQ_VIC1(29)
50
 
#define IRQ_COMMTX              S5P_IRQ_VIC1(30)
51
 
 
52
 
/* VIC2 */
53
 
#define IRQ_LCD0                S5P_IRQ_VIC2(0)
54
 
#define IRQ_LCD1                S5P_IRQ_VIC2(1)
55
 
#define IRQ_LCD2                S5P_IRQ_VIC2(2)
56
 
#define IRQ_LCD3                S5P_IRQ_VIC2(3)
57
 
#define IRQ_ROTATOR             S5P_IRQ_VIC2(4)
58
 
#define IRQ_FIMC0               S5P_IRQ_VIC2(5)
59
 
#define IRQ_FIMC1               S5P_IRQ_VIC2(6)
60
 
#define IRQ_FIMC2               S5P_IRQ_VIC2(7)
61
 
#define IRQ_JPEG                S5P_IRQ_VIC2(8)
62
 
#define IRQ_3D                  S5P_IRQ_VIC2(10)
63
 
#define IRQ_Mixer               S5P_IRQ_VIC2(11)
64
 
#define IRQ_MFC                 S5P_IRQ_VIC2(14)
65
 
#define IRQ_TVENC               S5P_IRQ_VIC2(15)
66
 
#define IRQ_I2S0                S5P_IRQ_VIC2(16)
67
 
#define IRQ_I2S1                S5P_IRQ_VIC2(17)
68
 
#define IRQ_RP                  S5P_IRQ_VIC2(19)
69
 
#define IRQ_PCM0                S5P_IRQ_VIC2(20)
70
 
#define IRQ_PCM1                S5P_IRQ_VIC2(21)
71
 
#define IRQ_ADC                 S5P_IRQ_VIC2(23)
72
 
#define IRQ_PENDN               S5P_IRQ_VIC2(24)
73
 
#define IRQ_KEYPAD              S5P_IRQ_VIC2(25)
74
 
#define IRQ_SSS_INT             S5P_IRQ_VIC2(27)
75
 
#define IRQ_SSS_HASH            S5P_IRQ_VIC2(28)
76
 
#define IRQ_VIC_END             S5P_IRQ_VIC2(31)
77
 
 
78
 
#define S5P_IRQ_EINT_BASE       (IRQ_VIC_END + 1)
79
 
 
80
 
#define S5P_EINT_BASE1          (S5P_IRQ_VIC0(0))
81
 
#define S5P_EINT_BASE2          (S5P_IRQ_EINT_BASE)
82
 
 
83
 
/* Set the default NR_IRQS */
84
 
 
85
 
#define NR_IRQS                 (IRQ_EINT(31) + 1)
86
 
 
87
 
#endif /* __ASM_ARCH_IRQS_H */