61
61
* Obviously, the GART is not cache coherent and so any change to it
62
62
* must be flushed to memory (or maybe just make the GART space non
65
65
* In order to invalidate the GART (which is probably necessary to inval
66
66
* the bridge internal TLBs), the following sequence has to be written,