2
* P1020 RDB Core0 Device Tree Source in CAMP mode.
4
* In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
5
* can be shared, all the other devices must be assigned to one core only.
6
* This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
7
* eth1, eth2, sdhc, crypto, global-util, message, pci0, pci1, msi.
9
* Please note to add "-b 0" for core0's dts compiling.
11
* Copyright 2011 Freescale Semiconductor Inc.
13
* This program is free software; you can redistribute it and/or modify it
14
* under the terms of the GNU General Public License as published by the
15
* Free Software Foundation; either version 2 of the License, or (at your
16
* option) any later version.
19
/include/ "p1020si.dtsi"
22
model = "fsl,P1020RDB";
23
compatible = "fsl,P1020RDB", "fsl,MPC85XXRDB-CAMP";
40
device_type = "memory";
50
compatible = "dallas,ds1339";
55
serial1: serial@4600 {
63
compatible = "fsl,espi-flash";
65
linux,modalias = "fsl_m25p80";
66
spi-max-frequency = <40000000>;
69
/* 512KB for u-boot Bootloader Image */
70
reg = <0x0 0x00080000>;
71
label = "SPI (RO) U-Boot Image";
76
/* 512KB for DTB Image */
77
reg = <0x00080000 0x00080000>;
78
label = "SPI (RO) DTB Image";
83
/* 4MB for Linux Kernel Image */
84
reg = <0x00100000 0x00400000>;
85
label = "SPI (RO) Linux Kernel Image";
90
/* 4MB for Compressed RFS Image */
91
reg = <0x00500000 0x00400000>;
92
label = "SPI (RO) Compressed RFS Image";
97
/* 7MB for JFFS2 based RFS */
98
reg = <0x00900000 0x00700000>;
99
label = "SPI (RW) JFFS2 RFS";
105
phy0: ethernet-phy@0 {
106
interrupt-parent = <&mpic>;
110
phy1: ethernet-phy@1 {
111
interrupt-parent = <&mpic>;
120
device_type = "tbi-phy";
124
enet0: ethernet@b0000 {
128
enet1: ethernet@b1000 {
129
phy-handle = <&phy0>;
130
tbi-handle = <&tbi0>;
131
phy-connection-type = "sgmii";
134
enet2: ethernet@b2000 {
135
phy-handle = <&phy1>;
136
phy-connection-type = "rgmii-id";
143
/* USB2 is shared with localbus, so it must be disabled
144
by default. We can't put 'status = "disabled";' here
145
since U-Boot doesn't clear the status property when
146
it enables USB2. OTOH, U-Boot does create a new node
147
when there isn't any. So, just comment it out.
154
protected-sources = <
155
42 29 30 34 /* serial1, enet0-queue-group0 */
156
17 18 24 45 /* enet0-queue-group1, crypto */
162
pci0: pcie@ffe09000 {
163
ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
164
0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
165
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
168
0000 0x0 0x0 0x1 &mpic 0x4 0x1
169
0000 0x0 0x0 0x2 &mpic 0x5 0x1
170
0000 0x0 0x0 0x3 &mpic 0x6 0x1
171
0000 0x0 0x0 0x4 &mpic 0x7 0x1
174
reg = <0x0 0x0 0x0 0x0 0x0>;
176
#address-cells = <3>;
178
ranges = <0x2000000 0x0 0xa0000000
179
0x2000000 0x0 0xa0000000
188
pci1: pcie@ffe0a000 {
189
ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
190
0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
191
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
194
0000 0x0 0x0 0x1 &mpic 0x0 0x1
195
0000 0x0 0x0 0x2 &mpic 0x1 0x1
196
0000 0x0 0x0 0x3 &mpic 0x2 0x1
197
0000 0x0 0x0 0x4 &mpic 0x3 0x1
200
reg = <0x0 0x0 0x0 0x0 0x0>;
202
#address-cells = <3>;
204
ranges = <0x2000000 0x0 0x80000000
205
0x2000000 0x0 0x80000000