1
/*****************************************************************************/
4
* head.S -- common startup code for ColdFire CPUs.
6
* (C) Copyright 1999-2010, Greg Ungerer <gerg@snapgear.com>.
9
/*****************************************************************************/
11
#include <linux/linkage.h>
12
#include <linux/init.h>
13
#include <asm/asm-offsets.h>
14
#include <asm/coldfire.h>
15
#include <asm/mcfsim.h>
16
#include <asm/thread_info.h>
18
/*****************************************************************************/
21
* If we don't have a fixed memory size, then lets build in code
22
* to auto detect the DRAM size. Obviously this is the preferred
23
* method, and should work for most boards. It won't work for those
24
* that do not have their RAM starting at address 0, and it only
25
* works on SDRAM (not boards fitted with SRAM).
27
#if CONFIG_RAMSIZE != 0
29
movel #CONFIG_RAMSIZE,%d0 /* hard coded memory size */
32
#elif defined(CONFIG_M5206) || defined(CONFIG_M5206e) || \
33
defined(CONFIG_M5249) || defined(CONFIG_M527x) || \
34
defined(CONFIG_M528x) || defined(CONFIG_M5307) || \
37
* Not all these devices have exactly the same DRAM controller,
38
* but the DCMR register is virtually identical - give or take
39
* a couple of bits. The only exception is the 5272 devices, their
40
* DRAM controller is quite different.
43
movel MCFSIM_DMR0,%d0 /* get mask for 1st bank */
44
btst #0,%d0 /* check if region enabled */
48
addl #0x00040000,%d0 /* convert mask to size */
50
movel MCFSIM_DMR1,%d1 /* get mask for 2nd bank */
51
btst #0,%d1 /* check if region enabled */
56
addl %d1,%d0 /* total mem size in d0 */
60
#elif defined(CONFIG_M5272)
62
movel MCF_MBAR+MCFSIM_CSOR7,%d0 /* get SDRAM address mask */
63
andil #0xfffff000,%d0 /* mask out chip select options */
64
negl %d0 /* negate bits */
67
#elif defined(CONFIG_M520x)
70
movel MCFSIM_SDCS0, %d2 /* Get SDRAM chip select 0 config */
71
andl #0x1f, %d2 /* Get only the chip select size */
72
beq 3f /* Check if it is enabled */
73
addql #1, %d2 /* Form exponent */
75
lsll %d2, %d0 /* 2 ^ exponent */
77
movel MCFSIM_SDCS1, %d2 /* Get SDRAM chip select 1 config */
78
andl #0x1f, %d2 /* Get only the chip select size */
79
beq 4f /* Check if it is enabled */
80
addql #1, %d2 /* Form exponent */
82
lsll %d2, %d1 /* 2 ^ exponent */
83
addl %d1, %d0 /* Total size of SDRAM in d0 */
88
#error "ERROR: I don't know how to probe your boards memory size?"
91
/*****************************************************************************/
94
* Boards and platforms can do specific early hardware setup if
95
* they need to. Most don't need this, define away if not required.
97
#ifndef PLATFORM_SETUP
98
#define PLATFORM_SETUP
101
/*****************************************************************************/
108
#if defined(CONFIG_UBOOT)
112
/*****************************************************************************/
117
* During startup we store away the RAM setup. These are not in the
118
* bss, since their values are determined and written before the bss
129
#if defined(CONFIG_UBOOT)
134
/*****************************************************************************/
139
* This is the codes first entry point. This is where it all
145
movew #0x2700, %sr /* no interrupts */
146
#if defined(CONFIG_UBOOT)
147
movel %sp,_init_sp /* save initial stack pointer */
151
* Do any platform or board specific setup now. Most boards
152
* don't need anything. Those exceptions are define this in
153
* their board specific includes.
158
* Create basic memory configuration. Set VBR accordingly,
161
movel #CONFIG_VECTORBASE,%a7
162
movec %a7,%VBR /* set vectors addr */
165
movel #CONFIG_RAMBASE,%a7 /* mark the base of RAM */
168
GET_MEM_SIZE /* macro code determines size */
170
movel %d0,_ramend /* set end ram addr */
173
* Now that we know what the memory is, lets enable cache
174
* and get things moving. This is Coldfire CPU specific. Not
175
* all version cores have identical cache register setup. But
176
* it is very similar. Define the exact settings in the headers
177
* then the code here is the same for all.
179
movel #CACHE_INIT,%d0 /* invalidate whole cache */
182
movel #ACR0_MODE,%d0 /* set RAM region for caching */
184
movel #ACR1_MODE,%d0 /* anything else to cache? */
192
movel #CACHE_MODE,%d0 /* enable cache */
196
#ifdef CONFIG_ROMFS_FS
198
* Move ROM filesystem above bss :-)
200
lea _sbss,%a0 /* get start of bss */
201
lea _ebss,%a1 /* set up destination */
202
movel %a0,%a2 /* copy of bss start */
204
movel 8(%a0),%d0 /* get size of ROMFS */
205
addql #8,%d0 /* allow for rounding */
206
andl #0xfffffffc, %d0 /* whole words */
208
addl %d0,%a0 /* copy from end */
209
addl %d0,%a1 /* copy from end */
210
movel %a1,_ramstart /* set start of ram */
213
movel -(%a0),%d0 /* copy dword */
215
cmpl %a0,%a2 /* check if at end */
218
#else /* CONFIG_ROMFS_FS */
221
#endif /* CONFIG_ROMFS_FS */
225
* Zero out the bss region.
227
lea _sbss,%a0 /* get start of bss */
228
lea _ebss,%a1 /* get end of bss */
229
clrl %d0 /* set value */
231
movel %d0,(%a0)+ /* clear each word */
232
cmpl %a0,%a1 /* check if at end */
236
* Load the current task pointer and stack.
238
lea init_thread_union,%a0
239
lea THREAD_SIZE(%a0),%sp
242
* Assember start up done, start code proper.
244
jsr start_kernel /* start Linux kernel */
247
jmp _exit /* should never get here */
249
/*****************************************************************************/