← Back to branch summary

~ubuntu-branches/ubuntu/precise/linux-ti-omap4/precise

« back to all changes in this revision

Viewing changes to arch/powerpc/include/asm/mmu.h

  • Committer: Bazaar Package Importer
  • Author(s): Paolo Pisati
  • Date: 2011-06-29 15:23:51 UTC
  • mfrom: (26.1.1 natty-proposed)
  • Revision ID: james.westby@ubuntu.com-20110629152351-xs96tm303d95rpbk
Tags: 3.0.0-1200.2
* Rebased against 3.0.0-6.7
* BSP from TI based on 3.0.0

Show diffs side-by-side

added added

removed removed

Lines of Context:
arch/powerpc/include/asm/mmu.h
56
56
 */
57
57
#define MMU_FTR_NEED_DTLB_SW_LRU        ASM_CONST(0x00200000)
58
58
 
59
 
/* This indicates that the processor uses the ISA 2.06 server tlbie
60
 
 * mnemonics
61
 
 */
62
 
#define MMU_FTR_TLBIE_206               ASM_CONST(0x00400000)
63
 
 
64
59
/* Enable use of TLB reservation.  Processor should support tlbsrx.
65
60
 * instruction and MAS0[WQ].
66
61
 */
70
65
 */
71
66
#define MMU_FTR_USE_PAIRED_MAS          ASM_CONST(0x01000000)
72
67
 
 
68
/* MMU is SLB-based
 
69
 */
 
70
#define MMU_FTR_SLB                     ASM_CONST(0x02000000)
 
71
 
 
72
/* Support 16M large pages
 
73
 */
 
74
#define MMU_FTR_16M_PAGE                ASM_CONST(0x04000000)
 
75
 
 
76
/* Supports TLBIEL variant
 
77
 */
 
78
#define MMU_FTR_TLBIEL                  ASM_CONST(0x08000000)
 
79
 
 
80
/* Supports tlbies w/o locking
 
81
 */
 
82
#define MMU_FTR_LOCKLESS_TLBIE          ASM_CONST(0x10000000)
 
83
 
 
84
/* Large pages can be marked CI
 
85
 */
 
86
#define MMU_FTR_CI_LARGE_PAGE           ASM_CONST(0x20000000)
 
87
 
 
88
/* 1T segments available
 
89
 */
 
90
#define MMU_FTR_1T_SEGMENT              ASM_CONST(0x40000000)
 
91
 
 
92
/* Doesn't support the B bit (1T segment) in SLBIE
 
93
 */
 
94
#define MMU_FTR_NO_SLBIE_B              ASM_CONST(0x80000000)
 
95
 
 
96
/* MMU feature bit sets for various CPUs */
 
97
#define MMU_FTRS_DEFAULT_HPTE_ARCH_V2   \
 
98
        MMU_FTR_HPTE_TABLE | MMU_FTR_PPCAS_ARCH_V2
 
99
#define MMU_FTRS_POWER4         MMU_FTRS_DEFAULT_HPTE_ARCH_V2
 
100
#define MMU_FTRS_PPC970         MMU_FTRS_POWER4
 
101
#define MMU_FTRS_POWER5         MMU_FTRS_POWER4 | MMU_FTR_LOCKLESS_TLBIE
 
102
#define MMU_FTRS_POWER6         MMU_FTRS_POWER4 | MMU_FTR_LOCKLESS_TLBIE
 
103
#define MMU_FTRS_POWER7         MMU_FTRS_POWER4 | MMU_FTR_LOCKLESS_TLBIE
 
104
#define MMU_FTRS_CELL           MMU_FTRS_DEFAULT_HPTE_ARCH_V2 | \
 
105
                                MMU_FTR_CI_LARGE_PAGE
 
106
#define MMU_FTRS_PA6T           MMU_FTRS_DEFAULT_HPTE_ARCH_V2 | \
 
107
                                MMU_FTR_CI_LARGE_PAGE | MMU_FTR_NO_SLBIE_B
 
108
#define MMU_FTRS_A2             MMU_FTR_TYPE_3E | MMU_FTR_USE_TLBILX | \
 
109
                                MMU_FTR_USE_TLBIVAX_BCAST | \
 
110
                                MMU_FTR_LOCK_BCAST_INVAL | \
 
111
                                MMU_FTR_USE_TLBRSRV | \
 
112
                                MMU_FTR_USE_PAIRED_MAS | \
 
113
                                MMU_FTR_TLBIEL | \
 
114
                                MMU_FTR_16M_PAGE
73
115
#ifndef __ASSEMBLY__
74
116
#include <asm/cputable.h>
75
117