1
/***************************************************************************/
4
* sltimers.c -- generic ColdFire slice timer support.
6
* Copyright (C) 2009-2010, Philippe De Muyter <phdm@macqel.be>
8
* timers.c -- generic ColdFire hardware timer support.
9
* Copyright (C) 1999-2008, Greg Ungerer <gerg@snapgear.com>
12
/***************************************************************************/
14
#include <linux/kernel.h>
15
#include <linux/init.h>
16
#include <linux/sched.h>
17
#include <linux/interrupt.h>
18
#include <linux/irq.h>
19
#include <linux/profile.h>
20
#include <linux/clocksource.h>
22
#include <asm/traps.h>
23
#include <asm/machdep.h>
24
#include <asm/coldfire.h>
25
#include <asm/mcfslt.h>
26
#include <asm/mcfsim.h>
28
/***************************************************************************/
30
#ifdef CONFIG_HIGHPROFILE
33
* By default use Slice Timer 1 as the profiler clock timer.
35
#define PA(a) (MCF_MBAR + MCFSLT_TIMER1 + (a))
38
* Choose a reasonably fast profile timer. Make it an odd value to
39
* try and get good coverage of kernel operations.
41
#define PROFILEHZ 1013
43
irqreturn_t mcfslt_profile_tick(int irq, void *dummy)
45
/* Reset Slice Timer 1 */
46
__raw_writel(MCFSLT_SSR_BE | MCFSLT_SSR_TE, PA(MCFSLT_SSR));
48
profile_tick(CPU_PROFILING);
52
static struct irqaction mcfslt_profile_irq = {
53
.name = "profile timer",
54
.flags = IRQF_DISABLED | IRQF_TIMER,
55
.handler = mcfslt_profile_tick,
58
void mcfslt_profile_init(void)
60
printk(KERN_INFO "PROFILE: lodging TIMER 1 @ %dHz as profile timer\n",
63
setup_irq(MCF_IRQ_PROFILER, &mcfslt_profile_irq);
65
/* Set up TIMER 2 as high speed profile clock */
66
__raw_writel(MCF_BUSCLK / PROFILEHZ - 1, PA(MCFSLT_STCNT));
67
__raw_writel(MCFSLT_SCR_RUN | MCFSLT_SCR_IEN | MCFSLT_SCR_TEN,
72
#endif /* CONFIG_HIGHPROFILE */
74
/***************************************************************************/
77
* By default use Slice Timer 0 as the system clock timer.
79
#define TA(a) (MCF_MBAR + MCFSLT_TIMER0 + (a))
81
static u32 mcfslt_cycles_per_jiffy;
82
static u32 mcfslt_cnt;
84
static irqreturn_t mcfslt_tick(int irq, void *dummy)
86
/* Reset Slice Timer 0 */
87
__raw_writel(MCFSLT_SSR_BE | MCFSLT_SSR_TE, TA(MCFSLT_SSR));
88
mcfslt_cnt += mcfslt_cycles_per_jiffy;
89
return arch_timer_interrupt(irq, dummy);
92
static struct irqaction mcfslt_timer_irq = {
94
.flags = IRQF_DISABLED | IRQF_TIMER,
95
.handler = mcfslt_tick,
98
static cycle_t mcfslt_read_clk(struct clocksource *cs)
104
local_irq_save(flags);
105
scnt = __raw_readl(TA(MCFSLT_SCNT));
107
local_irq_restore(flags);
109
/* substract because slice timers count down */
110
return cycles - scnt;
113
static struct clocksource mcfslt_clk = {
116
.read = mcfslt_read_clk,
118
.mask = CLOCKSOURCE_MASK(32),
119
.flags = CLOCK_SOURCE_IS_CONTINUOUS,
122
void hw_timer_init(void)
124
mcfslt_cycles_per_jiffy = MCF_BUSCLK / HZ;
126
* The coldfire slice timer (SLT) runs from STCNT to 0 included,
127
* then STCNT again and so on. It counts thus actually
128
* STCNT + 1 steps for 1 tick, not STCNT. So if you want
129
* n cycles, initialize STCNT with n - 1.
131
__raw_writel(mcfslt_cycles_per_jiffy - 1, TA(MCFSLT_STCNT));
132
__raw_writel(MCFSLT_SCR_RUN | MCFSLT_SCR_IEN | MCFSLT_SCR_TEN,
134
/* initialize mcfslt_cnt knowing that slice timers count down */
135
mcfslt_cnt = mcfslt_cycles_per_jiffy;
137
setup_irq(MCF_IRQ_TIMER, &mcfslt_timer_irq);
139
mcfslt_clk.mult = clocksource_hz2mult(MCF_BUSCLK, mcfslt_clk.shift);
140
clocksource_register(&mcfslt_clk);
142
#ifdef CONFIG_HIGHPROFILE
143
mcfslt_profile_init();