1
#ifndef _ASM_CPU_SH7203_H_
2
#define _ASM_CPU_SH7203_H_
5
#define CCR1 0xFFFC1000
9
#define PACR 0xA4050100
10
#define PBCR 0xA4050102
11
#define PCCR 0xA4050104
12
#define PETCR 0xA4050106
14
/* Port Data Registers */
15
#define PADR 0xA4050120
16
#define PBDR 0xA4050122
17
#define PCDR 0xA4050124
21
/* SDRAM controller */
24
#define SCSMR_0 0xFFFE8000
25
#define SCIF0_BASE SCSMR_0
28
#define CMSTR 0xFFFEC000
29
#define CMCSR_0 0xFFFEC002
30
#define CMCNT_0 0xFFFEC004
31
#define CMCOR_0 0xFFFEC006
32
#define CMCSR_1 0xFFFEC008
33
#define CMCNT_1 0xFFFEC00A
34
#define CMCOR_1 0xFFFEC00C
36
/* On chip oscillator circuits */
37
#define FRQCR 0xA415FF80
38
#define WTCNT 0xA415FF84
39
#define WTCSR 0xA415FF86
41
#endif /* _ASM_CPU_SH7203_H_ */