2
* (C) Copyright 2004-2008
3
* Texas Instruments, <www.ti.com>
6
* Sunil Kumar <sunilsaini05@gmail.com>
7
* Shashi Ranjan <shashiranjanmca05@gmail.com>
10
* Frederik Kriewitz <frederik@kriewitz.eu>
12
* Derived from Beagle Board and 3430 SDP code by
13
* Richard Woodruff <r-woodruff2@ti.com>
14
* Syed Mohammed Khasim <khasim@ti.com>
17
* SPDX-License-Identifier: GPL-2.0+
22
#include <asm/arch/mmc_host_def.h>
23
#include <asm/arch/mux.h>
24
#include <asm/arch/sys_proto.h>
25
#include <asm/arch/mem.h>
26
#include <asm/mach-types.h>
27
#include "devkit8000.h"
29
#ifdef CONFIG_DRIVER_DM9000
34
DECLARE_GLOBAL_DATA_PTR;
36
static u32 gpmc_net_config[GPMC_MAX_REG] = {
48
* Description: Early hardware init.
52
gpmc_init(); /* in SRAM or SDRAM, finish GPMC */
53
/* board id for Linux */
54
gd->bd->bi_arch_number = MACH_TYPE_DEVKIT8000;
56
gd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100);
61
/* Configure GPMC registers for DM9000 */
62
static void gpmc_dm9000_config(void)
64
enable_gpmc_cs_config(gpmc_net_config, &gpmc_cfg->cs[6],
65
CONFIG_DM9000_BASE, GPMC_SIZE_16M);
69
* Routine: misc_init_r
70
* Description: Configure board specific parts
74
struct ctrl_id *id_base = (struct ctrl_id *)OMAP34XX_ID_L4_IO_BASE;
75
#ifdef CONFIG_DRIVER_DM9000
81
#ifdef CONFIG_TWL4030_LED
82
twl4030_led_init(TWL4030_LED_LEDEN_LEDAON | TWL4030_LED_LEDEN_LEDBON);
85
#ifdef CONFIG_DRIVER_DM9000
86
/* Configure GPMC registers for DM9000 */
87
enable_gpmc_cs_config(gpmc_net_config, &gpmc_cfg->cs[6],
88
CONFIG_DM9000_BASE, GPMC_SIZE_16M);
90
/* Use OMAP DIE_ID as MAC address */
91
if (!eth_getenv_enetaddr("ethaddr", enetaddr)) {
92
printf("ethaddr not set, using Die ID\n");
93
die_id_0 = readl(&id_base->die_id_0);
94
enetaddr[0] = 0x02; /* locally administered */
95
enetaddr[1] = readl(&id_base->die_id_1) & 0xff;
96
enetaddr[2] = (die_id_0 & 0xff000000) >> 24;
97
enetaddr[3] = (die_id_0 & 0x00ff0000) >> 16;
98
enetaddr[4] = (die_id_0 & 0x0000ff00) >> 8;
99
enetaddr[5] = (die_id_0 & 0x000000ff);
100
eth_setenv_enetaddr("ethaddr", enetaddr);
110
* Routine: set_muxconf_regs
111
* Description: Setting up the configuration Mux registers specific to the
112
* hardware. Many pins need to be moved from protect to primary
115
void set_muxconf_regs(void)
120
#if defined(CONFIG_GENERIC_MMC) && !defined(CONFIG_SPL_BUILD)
121
int board_mmc_init(bd_t *bis)
123
return omap_mmc_init(0, 0, 0, -1, -1);
127
#if defined(CONFIG_DRIVER_DM9000) & !defined(CONFIG_SPL_BUILD)
129
* Routine: board_eth_init
130
* Description: Setting up the Ethernet hardware.
132
int board_eth_init(bd_t *bis)
134
return dm9000_initialize(bis);
138
#ifdef CONFIG_SPL_OS_BOOT
140
* Do board specific preperation before SPL
143
void spl_board_prepare_for_linux(void)
145
gpmc_dm9000_config();
149
* devkit8000 specific implementation of spl_start_uboot()
152
* 0 if the button is not pressed
153
* 1 if the button is pressed
155
int spl_start_uboot(void)
158
if (!gpio_request(SPL_OS_BOOT_KEY, "U-Boot key")) {
159
gpio_direction_input(SPL_OS_BOOT_KEY);
160
val = gpio_get_value(SPL_OS_BOOT_KEY);
161
gpio_free(SPL_OS_BOOT_KEY);
168
* Routine: get_board_mem_timings
169
* Description: If we use SPL then there is no x-loader nor config header
170
* so we have to setup the DDR timings ourself on the first bank. This
171
* provides the timing values back to the function that configures
172
* the memory. We have either one or two banks of 128MB DDR.
174
void get_board_mem_timings(struct board_sdrc_timings *timings)
176
/* General SDRC config */
177
timings->mcfg = MICRON_V_MCFG_165(128 << 20);
178
timings->rfr_ctrl = SDP_3430_SDRC_RFR_CTRL_165MHz;
181
timings->ctrla = MICRON_V_ACTIMA_165;
182
timings->ctrlb = MICRON_V_ACTIMB_165;
184
timings->mr = MICRON_V_MR_165;