2
* (C) Copyright 2000-2008
3
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5
* SPDX-License-Identifier: GPL-2.0+
9
* board/config.h - configuration options, board specific
16
* High Level Configuration Options
20
#define CONFIG_MPC823 1 /* This is a MPC823 CPU */
21
#define CONFIG_TQM823L 1 /* ...on a TQM8xxL module */
23
#define CONFIG_SYS_TEXT_BASE 0x40000000
25
#ifdef CONFIG_LCD /* with LCD controller ? */
26
#define CONFIG_MPC8XX_LCD
27
#define CONFIG_LCD_LOGO 1 /* print our logo on the LCD */
28
#define CONFIG_LCD_INFO 1 /* ... and some board info */
29
#define CONFIG_SPLASH_SCREEN /* ... with splashscreen support*/
32
#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
33
#define CONFIG_SYS_SMC_RXBUFLEN 128
34
#define CONFIG_SYS_MAXIDLE 10
35
#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
37
#define CONFIG_BOOTCOUNT_LIMIT
39
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
41
#define CONFIG_BOARD_TYPES 1 /* support board types */
43
#define CONFIG_PREBOOT "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
45
#undef CONFIG_BOOTARGS
47
#define CONFIG_EXTRA_ENV_SETTINGS \
49
"nfsargs=setenv bootargs root=/dev/nfs rw " \
50
"nfsroot=${serverip}:${rootpath}\0" \
51
"ramargs=setenv bootargs root=/dev/ram rw\0" \
52
"addip=setenv bootargs ${bootargs} " \
53
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
54
":${hostname}:${netdev}:off panic=1\0" \
55
"flash_nfs=run nfsargs addip;" \
56
"bootm ${kernel_addr}\0" \
57
"flash_self=run ramargs addip;" \
58
"bootm ${kernel_addr} ${ramdisk_addr}\0" \
59
"net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
60
"rootpath=/opt/eldk/ppc_8xx\0" \
61
"hostname=TQM823L\0" \
62
"bootfile=TQM823L/uImage\0" \
63
"fdt_addr=40040000\0" \
64
"kernel_addr=40060000\0" \
65
"ramdisk_addr=40200000\0" \
66
"u-boot=TQM823L/u-image.bin\0" \
67
"load=tftp 200000 ${u-boot}\0" \
68
"update=prot off 40000000 +${filesize};" \
69
"era 40000000 +${filesize};" \
70
"cp.b 200000 40000000 ${filesize};" \
71
"sete filesize;save\0" \
73
#define CONFIG_BOOTCOMMAND "run flash_self"
75
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
76
#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
78
#undef CONFIG_WATCHDOG /* watchdog disabled */
80
#if defined(CONFIG_LCD)
81
# undef CONFIG_STATUS_LED /* disturbs display */
83
# define CONFIG_STATUS_LED 1 /* Status LED enabled */
84
#endif /* CONFIG_LCD */
86
#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
91
#define CONFIG_BOOTP_SUBNETMASK
92
#define CONFIG_BOOTP_GATEWAY
93
#define CONFIG_BOOTP_HOSTNAME
94
#define CONFIG_BOOTP_BOOTPATH
95
#define CONFIG_BOOTP_BOOTFILESIZE
98
#define CONFIG_MAC_PARTITION
99
#define CONFIG_DOS_PARTITION
101
#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
105
* Command line configuration.
107
#include <config_cmd_default.h>
109
#define CONFIG_CMD_ASKENV
110
#define CONFIG_CMD_DATE
111
#define CONFIG_CMD_DHCP
112
#define CONFIG_CMD_ELF
113
#define CONFIG_CMD_EXT2
114
#define CONFIG_CMD_IDE
115
#define CONFIG_CMD_JFFS2
116
#define CONFIG_CMD_NFS
117
#define CONFIG_CMD_SNTP
119
#ifdef CONFIG_SPLASH_SCREEN
120
#define CONFIG_CMD_BMP
124
#define CONFIG_NETCONSOLE
127
* Miscellaneous configurable options
129
#define CONFIG_SYS_LONGHELP /* undef to save memory */
131
#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
132
#define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */
134
#if defined(CONFIG_CMD_KGDB)
135
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
137
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
139
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
140
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
141
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
143
#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
144
#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
146
#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
149
* Low Level Configuration Settings
150
* (address mappings, register initial values, etc.)
151
* You should know what you are doing if you make changes here.
153
/*-----------------------------------------------------------------------
154
* Internal Memory Mapped Register
156
#define CONFIG_SYS_IMMR 0xFFF00000
158
/*-----------------------------------------------------------------------
159
* Definitions for initial stack pointer and data area (in DPRAM)
161
#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
162
#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
163
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
164
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
166
/*-----------------------------------------------------------------------
167
* Start addresses for the final memory configuration
168
* (Set up by the startup code)
169
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
171
#define CONFIG_SYS_SDRAM_BASE 0x00000000
172
#define CONFIG_SYS_FLASH_BASE 0x40000000
173
#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
174
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
175
#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
178
* For booting Linux, the board info and command line data
179
* have to be in the first 8 MB of memory, since this is
180
* the maximum mapped by the Linux kernel during initialization.
182
#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
184
/*-----------------------------------------------------------------------
188
/* use CFI flash driver */
189
#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
190
#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
191
#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
192
#define CONFIG_SYS_FLASH_EMPTY_INFO
193
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
194
#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
195
#define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
197
#define CONFIG_ENV_IS_IN_FLASH 1
198
#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
199
#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
201
/* Address and size of Redundant Environment Sector */
202
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
203
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
205
#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
207
#define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */
209
/*-----------------------------------------------------------------------
210
* Dynamic MTD partition support
212
#define CONFIG_CMD_MTDPARTS
213
#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
214
#define CONFIG_FLASH_CFI_MTD
215
#define MTDIDS_DEFAULT "nor0=TQM8xxL-0"
217
#define MTDPARTS_DEFAULT "mtdparts=TQM8xxL-0:256k(u-boot)," \
223
/*-----------------------------------------------------------------------
224
* Hardware Information Block
226
#define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
227
#define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */
228
#define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
230
/*-----------------------------------------------------------------------
231
* Cache Configuration
233
#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
234
#if defined(CONFIG_CMD_KGDB)
235
#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
238
/*-----------------------------------------------------------------------
239
* SYPCR - System Protection Control 11-9
240
* SYPCR can only be written once after reset!
241
*-----------------------------------------------------------------------
242
* Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
244
#if defined(CONFIG_WATCHDOG)
245
#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
246
SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
248
#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
251
/*-----------------------------------------------------------------------
252
* SIUMCR - SIU Module Configuration 11-6
253
*-----------------------------------------------------------------------
254
* PCMCIA config., multi-function pin tri-state
256
#ifndef CONFIG_CAN_DRIVER
257
#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
258
#else /* we must activate GPL5 in the SIUMCR for CAN */
259
#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
260
#endif /* CONFIG_CAN_DRIVER */
262
/*-----------------------------------------------------------------------
263
* TBSCR - Time Base Status and Control 11-26
264
*-----------------------------------------------------------------------
265
* Clear Reference Interrupt Status, Timebase freezing enabled
267
#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
269
/*-----------------------------------------------------------------------
270
* RTCSC - Real-Time Clock Status and Control Register 11-27
271
*-----------------------------------------------------------------------
273
#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
275
/*-----------------------------------------------------------------------
276
* PISCR - Periodic Interrupt Status and Control 11-31
277
*-----------------------------------------------------------------------
278
* Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
280
#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
282
/*-----------------------------------------------------------------------
283
* PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
284
*-----------------------------------------------------------------------
285
* Reset PLL lock status sticky bit, timer expired status bit and timer
286
* interrupt status bit
288
#define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
290
/*-----------------------------------------------------------------------
291
* SCCR - System Clock and reset Control Register 15-27
292
*-----------------------------------------------------------------------
293
* Set clock output, timebase and RTC source and divider,
294
* power management and some other internal clocks
296
#define SCCR_MASK SCCR_EBDF11
297
#define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
298
SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
301
/*-----------------------------------------------------------------------
303
*-----------------------------------------------------------------------
306
#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
307
#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
308
#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
309
#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
310
#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
311
#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
312
#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
313
#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
315
/*-----------------------------------------------------------------------
316
* IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
317
*-----------------------------------------------------------------------
320
#define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */
321
#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
323
#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
324
#undef CONFIG_IDE_LED /* LED for ide not supported */
325
#undef CONFIG_IDE_RESET /* reset for ide not supported */
327
#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
328
#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
330
#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
332
#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
334
/* Offset for data I/O */
335
#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
337
/* Offset for normal register accesses */
338
#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
340
/* Offset for alternate registers */
341
#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
343
/*-----------------------------------------------------------------------
345
*-----------------------------------------------------------------------
348
#define CONFIG_SYS_DER 0
351
* Init Memory Controller:
353
* BR0/1 and OR0/1 (FLASH)
356
#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
357
#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */
359
/* used to re-map FLASH both when starting from SRAM or FLASH:
360
* restrict access enough to keep SRAM working (if any)
361
* but not too much to meddle with FLASH accesses
363
#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
364
#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
369
#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
370
OR_SCY_3_CLK | OR_EHTR | OR_BI)
372
#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
373
#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
374
#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
376
#define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP
377
#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
378
#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
381
* BR2/3 and OR2/3 (SDRAM)
384
#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
385
#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
386
#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
388
/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
389
#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
391
#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
392
#define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
394
#ifndef CONFIG_CAN_DRIVER
395
#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
396
#define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
397
#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
398
#define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
399
#define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
400
#define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
401
#define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
402
BR_PS_8 | BR_MS_UPMB | BR_V )
403
#endif /* CONFIG_CAN_DRIVER */
406
* Memory Periodic Timer Prescaler
408
* The Divider for PTA (refresh timer) configuration is based on an
409
* example SDRAM configuration (64 MBit, one bank). The adjustment to
410
* the number of chip selects (NCS) and the actually needed refresh
411
* rate is done by setting MPTPR.
413
* PTA is calculated from
414
* PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
416
* gclk CPU clock (not bus clock!)
417
* Trefresh Refresh cycle * 4 (four word bursts used)
419
* 4096 Rows from SDRAM example configuration
420
* 1000 factor s -> ms
421
* 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
422
* 4 Number of refresh cycles per period
423
* 64 Refresh cycle in ms per number of rows
424
* --------------------------------------------
425
* Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
427
* 50 MHz => 50.000.000 / Divider = 98
428
* 66 Mhz => 66.000.000 / Divider = 129
429
* 80 Mhz => 80.000.000 / Divider = 156
432
#define CONFIG_SYS_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
433
#define CONFIG_SYS_MAMR_PTA 98
436
* For 16 MBit, refresh rates could be 31.3 us
437
* (= 64 ms / 2K = 125 / quad bursts).
438
* For a simpler initialization, 15.6 us is used instead.
440
* #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
441
* #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
443
#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
444
#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
446
/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
447
#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
448
#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
451
* MAMR settings for SDRAM
455
#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
456
MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
457
MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
459
#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
460
MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
461
MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
463
/* pass open firmware flat tree */
464
#define CONFIG_OF_LIBFDT 1
465
#define CONFIG_OF_BOARD_SETUP 1
466
#define CONFIG_HWCONFIG 1
468
#endif /* __CONFIG_H */