4
* SPDX-License-Identifier: GPL-2.0+
6
* Copyright 2010-2011 Freescale Semiconductor, Inc.
11
#define MIIM_DM9161_SCR 0x10
12
#define MIIM_DM9161_SCR_INIT 0x0610
14
/* DM9161 Specified Configuration and Status Register */
15
#define MIIM_DM9161_SCSR 0x11
16
#define MIIM_DM9161_SCSR_100F 0x8000
17
#define MIIM_DM9161_SCSR_100H 0x4000
18
#define MIIM_DM9161_SCSR_10F 0x2000
19
#define MIIM_DM9161_SCSR_10H 0x1000
21
/* DM9161 10BT Configuration/Status */
22
#define MIIM_DM9161_10BTCSR 0x12
23
#define MIIM_DM9161_10BTCSR_INIT 0x7800
27
static int dm9161_config(struct phy_device *phydev)
29
phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_ISOLATE);
30
/* Do not bypass the scrambler/descrambler */
31
phy_write(phydev, MDIO_DEVAD_NONE, MIIM_DM9161_SCR,
32
MIIM_DM9161_SCR_INIT);
33
/* Clear 10BTCSR to default */
34
phy_write(phydev, MDIO_DEVAD_NONE, MIIM_DM9161_10BTCSR,
35
MIIM_DM9161_10BTCSR_INIT);
37
genphy_config_aneg(phydev);
42
static int dm9161_parse_status(struct phy_device *phydev)
46
mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MIIM_DM9161_SCSR);
48
if (mii_reg & (MIIM_DM9161_SCSR_100F | MIIM_DM9161_SCSR_100H))
49
phydev->speed = SPEED_100;
51
phydev->speed = SPEED_10;
53
if (mii_reg & (MIIM_DM9161_SCSR_100F | MIIM_DM9161_SCSR_10F))
54
phydev->duplex = DUPLEX_FULL;
56
phydev->duplex = DUPLEX_HALF;
61
static int dm9161_startup(struct phy_device *phydev)
63
genphy_update_link(phydev);
64
dm9161_parse_status(phydev);
69
static struct phy_driver DM9161_driver = {
70
.name = "Davicom DM9161E",
73
.features = PHY_BASIC_FEATURES,
74
.config = &dm9161_config,
75
.startup = &dm9161_startup,
76
.shutdown = &genphy_shutdown,
79
int phy_davicom_init(void)
81
phy_register(&DM9161_driver);