2
* ICP DAS LP-8x4x configuration file
4
* Copyright (C) 2013 Sergey Yanovich <ynvich@gmail.com>
6
* SPDX-License-Identifier: GPL-2.0+
13
* High Level Board Configuration Options
15
#define CONFIG_CPU_PXA27X /* Marvell PXA270 CPU */
16
#define MACH_TYPE_LP8X4X 4539 /* ICP DAS LP-8x4x */
17
#define CONFIG_MACH_TYPE MACH_TYPE_LP8X4X
18
#define CONFIG_SYS_TEXT_BASE 0x00000000
20
#define CONFIG_SYS_MALLOC_LEN (128*1024)
21
#define CONFIG_ARCH_CPU_INIT
22
#define CONFIG_BOOTCOMMAND \
23
"bootm 80000 - 240000;"
25
#define CONFIG_BOOTARGS \
26
"console=ttyS0,115200 mem=128M root=/dev/mmcblk0p1 rw" \
27
"init=/sbin/init rootfstype=ext4 rootwait"
29
#define CONFIG_TIMESTAMP
30
#define CONFIG_BOOTDELAY 2 /* Autoboot delay */
31
#define CONFIG_CMDLINE_TAG
32
#define CONFIG_SETUP_MEMORY_TAGS
33
#define CONFIG_LZMA /* LZMA compression support */
34
#define CONFIG_OF_LIBFDT
37
* Serial Console Configuration
39
#define CONFIG_PXA_SERIAL
40
#define CONFIG_FFUART 1
41
#define CONFIG_CONS_INDEX 3
42
#define CONFIG_BAUDRATE 115200
45
* Bootloader Components Configuration
47
#include <config_cmd_default.h>
49
#define CONFIG_CMD_NET
50
#define CONFIG_CMD_ENV
51
#undef CONFIG_CMD_IMLS
52
#define CONFIG_CMD_MMC
53
#define CONFIG_CMD_USB
58
* Networking Configuration
59
* chip on the ICPDAS LINPAC board
62
#define CONFIG_CMD_PING
63
#define CONFIG_CMD_DHCP
65
#define CONFIG_DRIVER_DM9000 1
66
#define CONFIG_DM9000_BASE 0x0C000000
67
#define DM9000_IO 0x0C000000
68
#define DM9000_DATA 0x0C004000
69
#define DM9000_IO_2 0x0D000000
70
#define DM9000_DATA_2 0x0D004000
71
#define CONFIG_NET_RETRY_COUNT 10
73
#define CONFIG_BOOTP_BOOTFILESIZE
74
#define CONFIG_BOOTP_BOOTPATH
75
#define CONFIG_BOOTP_GATEWAY
76
#define CONFIG_BOOTP_HOSTNAME
80
* MMC Card Configuration
84
#define CONFIG_GENERIC_MMC
85
#define CONFIG_PXA_MMC_GENERIC
86
#define CONFIG_CMD_FAT
87
#define CONFIG_CMD_EXT2
88
#define CONFIG_DOS_PARTITION
94
#ifdef CONFIG_CMD_KGDB
95
#define CONFIG_KGDB_BAUDRATE 230400 /* kgdb serial port speed */
99
* HUSH Shell Configuration
101
#define CONFIG_SYS_HUSH_PARSER 1
103
#define CONFIG_SYS_LONGHELP
104
#ifdef CONFIG_SYS_HUSH_PARSER
105
#define CONFIG_SYS_PROMPT "$ "
108
#define CONFIG_SYS_CBSIZE 256
109
#define CONFIG_SYS_PBSIZE \
110
(CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
111
#define CONFIG_SYS_MAXARGS 16
112
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
113
#define CONFIG_SYS_DEVICE_NULLDEV 1
114
#define CONFIG_CMDLINE_EDITING 1
115
#define CONFIG_AUTO_COMPLETE 1
120
#define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
121
#define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
122
#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
124
#define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */
125
#define CONFIG_SYS_DRAM_SIZE 0x08000000 /* 128 MB DRAM */
127
#define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */
128
#define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
130
#define CONFIG_SYS_LOAD_ADDR 0xa0008000
131
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
132
/* Use first 64kb bank of the internal SRAM */
133
#define CONFIG_SYS_INIT_SP_ADDR 0x5c010000
138
#define CONFIG_SYS_MONITOR_BASE 0x0
139
#define CONFIG_SYS_MONITOR_LEN 0x40000
140
#define CONFIG_ENV_ADDR \
141
(CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
142
#define CONFIG_ENV_SIZE 0x40000
143
#define CONFIG_ENV_SECT_SIZE 0x40000
145
#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
146
#define PHYS_FLASH_2 0x04000000 /* Flash Bank #2 */
148
#define CONFIG_SYS_FLASH_CFI
149
#define CONFIG_FLASH_CFI_DRIVER 1
151
#define CONFIG_SYS_MAX_FLASH_SECT (4 + 255)
152
#define CONFIG_SYS_MAX_FLASH_BANKS 2
153
#define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1, PHYS_FLASH_2 }
155
#define CONFIG_SYS_FLASH_ERASE_TOUT (25*CONFIG_SYS_HZ)
156
#define CONFIG_SYS_FLASH_WRITE_TOUT (25*CONFIG_SYS_HZ)
158
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
159
#define CONFIG_SYS_FLASH_PROTECTION 1
161
#define CONFIG_ENV_IS_IN_FLASH 1
166
#define CONFIG_SYS_GPSR0_VAL 0x0808c014
167
#define CONFIG_SYS_GPSR1_VAL 0x00cf0002
168
#define CONFIG_SYS_GPSR2_VAL 0x0221c000
169
#define CONFIG_SYS_GPSR3_VAL 0x00020000
171
#define CONFIG_SYS_GPCR0_VAL 0x00000000
172
#define CONFIG_SYS_GPCR1_VAL 0x0000ab80
173
#define CONFIG_SYS_GPCR2_VAL 0x00100000
174
#define CONFIG_SYS_GPCR3_VAL 0x0
176
#define CONFIG_SYS_GPDR0_VAL 0xc0e9ddf4
177
#define CONFIG_SYS_GPDR1_VAL 0xfcffab83
178
#define CONFIG_SYS_GPDR2_VAL 0x02f1ffff
179
#define CONFIG_SYS_GPDR3_VAL 0x00021b81
181
#define CONFIG_SYS_GAFR0_L_VAL 0x80000000
182
#define CONFIG_SYS_GAFR0_U_VAL 0xa5e54018
183
#define CONFIG_SYS_GAFR1_L_VAL 0x999a955a
184
#define CONFIG_SYS_GAFR1_U_VAL 0xaaa5a00a
185
#define CONFIG_SYS_GAFR2_L_VAL 0xaaaaaaaa
186
#define CONFIG_SYS_GAFR2_U_VAL 0x55f9a402
187
#define CONFIG_SYS_GAFR3_L_VAL 0x540a950c
188
#define CONFIG_SYS_GAFR3_U_VAL 0x00001599
190
#define CONFIG_SYS_PSSR_VAL 0x32
195
#define CONFIG_SYS_CKEN 0x005002c0
196
#define CONFIG_SYS_CCCR 0x02000290
197
#define CONFIG_SYS_CLKCFG 0x0000000b
202
#define CONFIG_SYS_MSC0_VAL 0x2bd8aad2
203
#define CONFIG_SYS_MSC1_VAL 0xb8c9b8dc
204
#define CONFIG_SYS_MSC2_VAL 0xfff9b8c9
205
#define CONFIG_SYS_FLYCNFG_VAL 0x00010001
206
#define CONFIG_SYS_MDREFR_VAL 0x2093e018
207
#define CONFIG_SYS_MDCNFG_VAL 0x890009d1
208
#define CONFIG_SYS_MDMRS_VAL 0x00220022
209
#define CONFIG_SYS_SXCNFG_VAL 0x40044004
212
* PCMCIA and CF Interfaces
214
#define CONFIG_SYS_MECR_VAL 0x00000001
215
#define CONFIG_SYS_MCMEM0_VAL 0x0000c497
216
#define CONFIG_SYS_MCMEM1_VAL 0x0000c497
217
#define CONFIG_SYS_MCATT0_VAL 0x0000c497
218
#define CONFIG_SYS_MCATT1_VAL 0x0000c497
219
#define CONFIG_SYS_MCIO0_VAL 0x00008407
220
#define CONFIG_SYS_MCIO1_VAL 0x00008407
226
#define CONFIG_VOIPAC_LCD
232
#ifdef CONFIG_CMD_USB
233
#define CONFIG_USB_OHCI_NEW
234
#define CONFIG_SYS_USB_OHCI_BOARD_INIT
235
#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
236
#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x4C000000
237
#define CONFIG_SYS_USB_OHCI_SLOT_NAME "lp8x4x"
238
#define CONFIG_USB_STORAGE
241
#endif /* __CONFIG_H */