2
* Copyright (C) 2012 Altera Corporation <www.altera.com>
4
* SPDX-License-Identifier: GPL-2.0+
9
#include <asm/arch/socfpga_base_addrs.h>
10
#include "../../board/altera/socfpga/pinmux_config.h"
11
#include "../../board/altera/socfpga/pll_config.h"
14
* High level configuration
16
/* Virtual target or real hardware */
17
#define CONFIG_SOCFPGA_VIRTUAL_TARGET
20
#define CONFIG_SYS_DCACHE_OFF
23
#define CONFIG_MISC_INIT_R
24
#define CONFIG_SINGLE_BOOTLOADER
25
#define CONFIG_SOCFPGA
27
/* base address for .text section */
28
#ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET
29
#define CONFIG_SYS_TEXT_BASE 0x08000040
31
#define CONFIG_SYS_TEXT_BASE 0x01000040
33
#define CONFIG_SYS_LOAD_ADDR 0x7fc0
35
/* Console I/O Buffer Size */
36
#define CONFIG_SYS_CBSIZE 256
37
/* Monitor Command Prompt */
38
#define CONFIG_SYS_PROMPT "SOCFPGA_CYCLONE5 # "
39
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
40
sizeof(CONFIG_SYS_PROMPT) + 16)
43
* Display CPU and Board Info
45
#define CONFIG_DISPLAY_CPUINFO
46
#define CONFIG_DISPLAY_BOARDINFO
49
* Enable early stage initialization at C environment
51
#define CONFIG_BOARD_EARLY_INIT_F
53
/* flat device tree */
54
#define CONFIG_OF_LIBFDT
55
/* skip updating the FDT blob */
56
#define CONFIG_FDT_BLOB_SKIP_UPDATE
57
/* Initial Memory map size for Linux, minus 4k alignment for DFT blob */
58
#define CONFIG_SYS_BOOTMAPSZ ((256*1024*1024) - (4*1024))
60
#define CONFIG_SPL_RAM_DEVICE
61
#define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR
62
#define CONFIG_SYS_SPL_MALLOC_START ((unsigned long) (&__malloc_start))
63
#define CONFIG_SYS_SPL_MALLOC_SIZE (&__malloc_end - &__malloc_start)
66
* Memory allocation (MALLOC)
68
/* Room required on the stack for the environment data */
69
#define CONFIG_ENV_SIZE 1024
70
/* Size of DRAM reserved for malloc() use */
71
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
73
/* SP location before relocation, must use scratch RAM */
74
#define CONFIG_SYS_INIT_RAM_ADDR 0xFFFF0000
75
/* Reserving 0x100 space at back of scratch RAM for debug info */
76
#define CONFIG_SYS_INIT_RAM_SIZE (0x10000 - 0x100)
77
/* Stack pointer prior relocation, must situated at on-chip RAM */
78
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
79
CONFIG_SYS_INIT_RAM_SIZE - \
80
GENERATED_GBL_DATA_SIZE)
84
* Command line configuration.
86
#define CONFIG_SYS_NO_FLASH
87
#include <config_cmd_default.h>
88
/* FAT file system support */
89
#define CONFIG_CMD_FAT
95
#define CONFIG_DOS_PARTITION 1
97
#ifdef CONFIG_SPL_BUILD
98
#undef CONFIG_PARTITIONS
105
/* Delay before automatically booting the default image */
106
#define CONFIG_BOOTDELAY 3
107
/* Enable auto completion of commands using TAB */
108
#define CONFIG_AUTO_COMPLETE
109
/* use "hush" command parser */
110
#define CONFIG_SYS_HUSH_PARSER
111
#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
112
#define CONFIG_CMD_RUN
114
#define CONFIG_BOOTCOMMAND "run ramboot"
117
* arguments passed to the bootm command. The value of
118
* CONFIG_BOOTARGS goes into the environment value "bootargs".
119
* Do note the value will overide also the chosen node in FDT blob.
121
#define CONFIG_BOOTARGS "console=ttyS0,57600,mem=256M@0x0"
123
#define CONFIG_EXTRA_ENV_SETTINGS \
125
"loadaddr= " __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
126
"ramboot=setenv bootargs " CONFIG_BOOTARGS ";" \
127
"bootm ${loadaddr} - ${fdt_addr}\0" \
128
"bootimage=uImage\0" \
130
"fsloadcmd=ext2load\0" \
131
"bootm ${loadaddr} - ${fdt_addr}\0" \
132
"qspiroot=/dev/mtdblock0\0" \
133
"qspirootfstype=jffs2\0" \
134
"qspiboot=setenv bootargs " CONFIG_BOOTARGS \
135
" root=${qspiroot} rw rootfstype=${qspirootfstype};"\
136
"bootm ${loadaddr} - ${fdt_addr}\0"
138
/* using environment setting for stdin, stdout, stderr */
139
#define CONFIG_SYS_CONSOLE_IS_IN_ENV
140
/* Enable the call to overwrite_console() */
141
#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
142
/* Enable overwrite of previous console environment settings */
143
#define CONFIG_SYS_CONSOLE_ENV_OVERWRITE
145
/* max number of command args */
146
#define CONFIG_SYS_MAXARGS 16
156
/* We have 1 bank of DRAM */
157
#define CONFIG_NR_DRAM_BANKS 1
159
#define CONFIG_SYS_SDRAM_BASE 0x00000000
160
/* SDRAM memory size */
161
#define PHYS_SDRAM_1_SIZE 0x40000000
163
#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
164
#define CONFIG_SYS_MEMTEST_START 0x00000000
165
#define CONFIG_SYS_MEMTEST_END PHYS_SDRAM_1_SIZE
168
* NS16550 Configuration
170
#define UART0_BASE SOCFPGA_UART0_ADDRESS
171
#define CONFIG_SYS_NS16550
172
#define CONFIG_SYS_NS16550_SERIAL
173
#define CONFIG_SYS_NS16550_REG_SIZE -4
174
#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
175
#define CONFIG_CONS_INDEX 1
176
#define CONFIG_SYS_NS16550_COM1 UART0_BASE
177
#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
178
#ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET
179
#define V_NS16550_CLK 1000000
181
#define V_NS16550_CLK 100000000
183
#define CONFIG_BAUDRATE 115200
188
#define CONFIG_SYS_NO_FLASH
193
/* This timer use eosc1 where the clock frequency is fixed
194
* throughout any condition */
195
#define CONFIG_SYS_TIMERBASE SOCFPGA_OSC1TIMER0_ADDRESS
196
/* reload value when timer count to zero */
197
#define TIMER_LOAD_VAL 0xFFFFFFFF
199
#ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET
200
#define CONFIG_SYS_TIMER_RATE 2400000
202
#define CONFIG_SYS_TIMER_RATE 25000000
204
#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMERBASE + 0x4)
206
#define CONFIG_ENV_IS_NOWHERE
209
* SPL "Second Program Loader" aka Initial Software
212
/* Enable building of SPL globally */
214
#define CONFIG_SPL_FRAMEWORK
216
/* TEXT_BASE for linking the SPL binary */
217
#define CONFIG_SPL_TEXT_BASE 0xFFFF0000
219
/* Stack size for SPL */
220
#define CONFIG_SPL_STACK_SIZE (4 * 1024)
222
/* MALLOC size for SPL */
223
#define CONFIG_SPL_MALLOC_SIZE (5 * 1024)
225
#define CONFIG_SPL_SERIAL_SUPPORT
226
#define CONFIG_SPL_BOARD_INIT
228
#define CHUNKSZ_CRC32 (1 * 1024)
230
#define CONFIG_CRC32_VERIFY
232
/* Linker script for SPL */
233
#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/socfpga/u-boot-spl.lds"
235
/* Support for common/libcommon.o in SPL binary */
236
#define CONFIG_SPL_LIBCOMMON_SUPPORT
237
/* Support for lib/libgeneric.o in SPL binary */
238
#define CONFIG_SPL_LIBGENERIC_SUPPORT
240
#endif /* __CONFIG_H */