2
* Helpers for CWP and PSTATE handling
4
* Copyright (c) 2003-2005 Fabrice Bellard
6
* This library is free software; you can redistribute it and/or
7
* modify it under the terms of the GNU Lesser General Public
8
* License as published by the Free Software Foundation; either
9
* version 2 of the License, or (at your option) any later version.
11
* This library is distributed in the hope that it will be useful,
12
* but WITHOUT ANY WARRANTY; without even the implied warranty of
13
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14
* Lesser General Public License for more details.
16
* You should have received a copy of the GNU Lesser General Public
17
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
20
#include "qemu/osdep.h"
22
#include "exec/exec-all.h"
23
#include "exec/helper-proto.h"
26
static inline void memcpy32(target_ulong *dst, const target_ulong *src)
38
void cpu_set_cwp(CPUSPARCState *env, int new_cwp)
40
/* put the modified wrap registers at their proper location */
41
if (env->cwp == env->nwindows - 1) {
42
memcpy32(env->regbase, env->regbase + env->nwindows * 16);
46
/* put the wrap registers at their temporary location */
47
if (new_cwp == env->nwindows - 1) {
48
memcpy32(env->regbase + env->nwindows * 16, env->regbase);
50
env->regwptr = env->regbase + (new_cwp * 16);
53
target_ulong cpu_get_psr(CPUSPARCState *env)
55
helper_compute_psr(env);
57
#if !defined(TARGET_SPARC64)
58
return env->version | (env->psr & PSR_ICC) |
59
(env->psref ? PSR_EF : 0) |
61
(env->psrs ? PSR_S : 0) |
62
(env->psrps ? PSR_PS : 0) |
63
(env->psret ? PSR_ET : 0) | env->cwp;
65
return env->psr & PSR_ICC;
69
void cpu_put_psr_raw(CPUSPARCState *env, target_ulong val)
71
env->psr = val & PSR_ICC;
72
#if !defined(TARGET_SPARC64)
73
env->psref = (val & PSR_EF) ? 1 : 0;
74
env->psrpil = (val & PSR_PIL) >> 8;
75
env->psrs = (val & PSR_S) ? 1 : 0;
76
env->psrps = (val & PSR_PS) ? 1 : 0;
77
env->psret = (val & PSR_ET) ? 1 : 0;
79
env->cc_op = CC_OP_FLAGS;
80
#if !defined(TARGET_SPARC64)
81
cpu_set_cwp(env, val & PSR_CWP);
85
void cpu_put_psr(CPUSPARCState *env, target_ulong val)
87
cpu_put_psr_raw(env, val);
88
#if ((!defined(TARGET_SPARC64)) && !defined(CONFIG_USER_ONLY))
93
int cpu_cwp_inc(CPUSPARCState *env, int cwp)
95
if (unlikely(cwp >= env->nwindows)) {
101
int cpu_cwp_dec(CPUSPARCState *env, int cwp)
103
if (unlikely(cwp < 0)) {
104
cwp += env->nwindows;
109
#ifndef TARGET_SPARC64
110
void helper_rett(CPUSPARCState *env)
114
if (env->psret == 1) {
115
cpu_raise_exception_ra(env, TT_ILL_INSN, GETPC());
119
cwp = cpu_cwp_inc(env, env->cwp + 1) ;
120
if (env->wim & (1 << cwp)) {
121
cpu_raise_exception_ra(env, TT_WIN_UNF, GETPC());
123
cpu_set_cwp(env, cwp);
124
env->psrs = env->psrps;
127
/* XXX: use another pointer for %iN registers to avoid slow wrapping
129
void helper_save(CPUSPARCState *env)
133
cwp = cpu_cwp_dec(env, env->cwp - 1);
134
if (env->wim & (1 << cwp)) {
135
cpu_raise_exception_ra(env, TT_WIN_OVF, GETPC());
137
cpu_set_cwp(env, cwp);
140
void helper_restore(CPUSPARCState *env)
144
cwp = cpu_cwp_inc(env, env->cwp + 1);
145
if (env->wim & (1 << cwp)) {
146
cpu_raise_exception_ra(env, TT_WIN_UNF, GETPC());
148
cpu_set_cwp(env, cwp);
151
void helper_wrpsr(CPUSPARCState *env, target_ulong new_psr)
153
if ((new_psr & PSR_CWP) >= env->nwindows) {
154
cpu_raise_exception_ra(env, TT_ILL_INSN, GETPC());
156
cpu_put_psr(env, new_psr);
160
target_ulong helper_rdpsr(CPUSPARCState *env)
162
return cpu_get_psr(env);
166
/* XXX: use another pointer for %iN registers to avoid slow wrapping
168
void helper_save(CPUSPARCState *env)
172
cwp = cpu_cwp_dec(env, env->cwp - 1);
173
if (env->cansave == 0) {
174
int tt = TT_SPILL | (env->otherwin != 0
175
? (TT_WOTHER | ((env->wstate & 0x38) >> 1))
176
: ((env->wstate & 0x7) << 2));
177
cpu_raise_exception_ra(env, tt, GETPC());
179
if (env->cleanwin - env->canrestore == 0) {
180
/* XXX Clean windows without trap */
181
cpu_raise_exception_ra(env, TT_CLRWIN, GETPC());
185
cpu_set_cwp(env, cwp);
190
void helper_restore(CPUSPARCState *env)
194
cwp = cpu_cwp_inc(env, env->cwp + 1);
195
if (env->canrestore == 0) {
196
int tt = TT_FILL | (env->otherwin != 0
197
? (TT_WOTHER | ((env->wstate & 0x38) >> 1))
198
: ((env->wstate & 0x7) << 2));
199
cpu_raise_exception_ra(env, tt, GETPC());
203
cpu_set_cwp(env, cwp);
207
void helper_flushw(CPUSPARCState *env)
209
if (env->cansave != env->nwindows - 2) {
210
int tt = TT_SPILL | (env->otherwin != 0
211
? (TT_WOTHER | ((env->wstate & 0x38) >> 1))
212
: ((env->wstate & 0x7) << 2));
213
cpu_raise_exception_ra(env, tt, GETPC());
217
void helper_saved(CPUSPARCState *env)
220
if (env->otherwin == 0) {
227
void helper_restored(CPUSPARCState *env)
230
if (env->cleanwin < env->nwindows - 1) {
233
if (env->otherwin == 0) {
240
target_ulong cpu_get_ccr(CPUSPARCState *env)
244
psr = cpu_get_psr(env);
246
return ((env->xcc >> 20) << 4) | ((psr & PSR_ICC) >> 20);
249
void cpu_put_ccr(CPUSPARCState *env, target_ulong val)
251
env->xcc = (val >> 4) << 20;
252
env->psr = (val & 0xf) << 20;
256
target_ulong cpu_get_cwp64(CPUSPARCState *env)
258
return env->nwindows - 1 - env->cwp;
261
void cpu_put_cwp64(CPUSPARCState *env, int cwp)
263
if (unlikely(cwp >= env->nwindows || cwp < 0)) {
264
cwp %= env->nwindows;
266
cpu_set_cwp(env, env->nwindows - 1 - cwp);
269
target_ulong helper_rdccr(CPUSPARCState *env)
271
return cpu_get_ccr(env);
274
void helper_wrccr(CPUSPARCState *env, target_ulong new_ccr)
276
cpu_put_ccr(env, new_ccr);
279
/* CWP handling is reversed in V9, but we still use the V8 register
281
target_ulong helper_rdcwp(CPUSPARCState *env)
283
return cpu_get_cwp64(env);
286
void helper_wrcwp(CPUSPARCState *env, target_ulong new_cwp)
288
cpu_put_cwp64(env, new_cwp);
291
static inline uint64_t *get_gregset(CPUSPARCState *env, uint32_t pstate)
295
trace_win_helper_gregset_error(pstate);
296
/* pass through to normal set of global registers */
308
void cpu_change_pstate(CPUSPARCState *env, uint32_t new_pstate)
310
uint32_t pstate_regs, new_pstate_regs;
313
if (env->def->features & CPU_FEATURE_GL) {
314
/* PS_AG is not implemented in this case */
315
new_pstate &= ~PS_AG;
318
pstate_regs = env->pstate & 0xc01;
319
new_pstate_regs = new_pstate & 0xc01;
321
if (new_pstate_regs != pstate_regs) {
322
trace_win_helper_switch_pstate(pstate_regs, new_pstate_regs);
324
/* Switch global register bank */
325
src = get_gregset(env, new_pstate_regs);
326
dst = get_gregset(env, pstate_regs);
327
memcpy32(dst, env->gregs);
328
memcpy32(env->gregs, src);
330
trace_win_helper_no_switch_pstate(new_pstate_regs);
332
env->pstate = new_pstate;
335
void helper_wrpstate(CPUSPARCState *env, target_ulong new_state)
337
cpu_change_pstate(env, new_state & 0xf3f);
339
#if !defined(CONFIG_USER_ONLY)
340
if (cpu_interrupts_enabled(env)) {
346
void helper_wrpil(CPUSPARCState *env, target_ulong new_pil)
348
#if !defined(CONFIG_USER_ONLY)
349
trace_win_helper_wrpil(env->psrpil, (uint32_t)new_pil);
351
env->psrpil = new_pil;
353
if (cpu_interrupts_enabled(env)) {
359
void helper_done(CPUSPARCState *env)
361
trap_state *tsptr = cpu_tsptr(env);
363
env->pc = tsptr->tnpc;
364
env->npc = tsptr->tnpc + 4;
365
cpu_put_ccr(env, tsptr->tstate >> 32);
366
env->asi = (tsptr->tstate >> 24) & 0xff;
367
cpu_change_pstate(env, (tsptr->tstate >> 8) & 0xf3f);
368
cpu_put_cwp64(env, tsptr->tstate & 0xff);
371
trace_win_helper_done(env->tl);
373
#if !defined(CONFIG_USER_ONLY)
374
if (cpu_interrupts_enabled(env)) {
380
void helper_retry(CPUSPARCState *env)
382
trap_state *tsptr = cpu_tsptr(env);
384
env->pc = tsptr->tpc;
385
env->npc = tsptr->tnpc;
386
cpu_put_ccr(env, tsptr->tstate >> 32);
387
env->asi = (tsptr->tstate >> 24) & 0xff;
388
cpu_change_pstate(env, (tsptr->tstate >> 8) & 0xf3f);
389
cpu_put_cwp64(env, tsptr->tstate & 0xff);
392
trace_win_helper_retry(env->tl);
394
#if !defined(CONFIG_USER_ONLY)
395
if (cpu_interrupts_enabled(env)) {