2
* Configuation settings for the sh7757lcr board
4
* Copyright (C) 2011 Renesas Solutions Corp.
6
* SPDX-License-Identifier: GPL-2.0+
13
#define CONFIG_SH_32BIT 1
14
#define CONFIG_CPU_SH7757 1
15
#define CONFIG_SH7757LCR 1
16
#define CONFIG_SH7757LCR_DDR_ECC 1
18
#define CONFIG_SYS_TEXT_BASE 0x8ef80000
19
#define CONFIG_SYS_LDSCRIPT "board/renesas/sh7757lcr/u-boot.lds"
21
#define CONFIG_CMD_MEMORY
22
#define CONFIG_CMD_NET
23
#define CONFIG_CMD_MII
24
#define CONFIG_CMD_PING
25
#define CONFIG_CMD_NFS
26
#define CONFIG_CMD_SDRAM
28
#define CONFIG_CMD_RUN
29
#define CONFIG_CMD_SAVEENV
30
#define CONFIG_CMD_MD5SUM
32
#define CONFIG_CMD_LOADS
33
#define CONFIG_CMD_MMC
34
#define CONFIG_CMD_EXT2
35
#define CONFIG_DOS_PARTITION
36
#define CONFIG_MAC_PARTITION
38
#define CONFIG_BAUDRATE 115200
39
#define CONFIG_BOOTDELAY 3
40
#define CONFIG_BOOTARGS "console=ttySC2,115200 root=/dev/nfs ip=dhcp"
42
#define CONFIG_VERSION_VARIABLE
43
#undef CONFIG_SHOW_BOOT_PROGRESS
46
#define SH7757LCR_SDRAM_BASE (0x80000000)
47
#define SH7757LCR_SDRAM_SIZE (240 * 1024 * 1024)
48
#define SH7757LCR_SDRAM_ECC_SETTING 0x0f000000 /* 240MByte */
49
#define SH7757LCR_SDRAM_DVC_SIZE (16 * 1024 * 1024)
51
#define CONFIG_SYS_LONGHELP
52
#define CONFIG_SYS_CBSIZE 256
53
#define CONFIG_SYS_PBSIZE 256
54
#define CONFIG_SYS_MAXARGS 16
55
#define CONFIG_SYS_BARGSIZE 512
56
#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
59
#define CONFIG_SCIF_CONSOLE 1
60
#define CONFIG_CONS_SCIF2 1
61
#undef CONFIG_SYS_CONSOLE_INFO_QUIET
62
#undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
63
#undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
65
#define CONFIG_SYS_MEMTEST_START (SH7757LCR_SDRAM_BASE)
66
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
68
#undef CONFIG_SYS_ALT_MEMTEST
69
#undef CONFIG_SYS_MEMTEST_SCRATCH
70
#undef CONFIG_SYS_LOADS_BAUD_CHANGE
72
#define CONFIG_SYS_SDRAM_BASE (SH7757LCR_SDRAM_BASE)
73
#define CONFIG_SYS_SDRAM_SIZE (SH7757LCR_SDRAM_SIZE)
74
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \
75
(128 + 16) * 1024 * 1024)
77
#define CONFIG_SYS_MONITOR_BASE 0x00000000
78
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
79
#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
80
#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
83
#define CONFIG_SYS_NO_FLASH
86
#define CONFIG_SH_ETHER 1
87
#define CONFIG_SH_ETHER_USE_PORT 0
88
#define CONFIG_SH_ETHER_PHY_ADDR 1
89
#define CONFIG_SH_ETHER_CACHE_WRITEBACK 1
91
#define CONFIG_BITBANGMII
92
#define CONFIG_BITBANGMII_MULTI
93
#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
95
#define SH7757LCR_ETHERNET_MAC_BASE_SPI 0x000b0000
96
#define SH7757LCR_SPI_SECTOR_SIZE (64 * 1024)
97
#define SH7757LCR_ETHERNET_MAC_BASE SH7757LCR_ETHERNET_MAC_BASE_SPI
98
#define SH7757LCR_ETHERNET_MAC_SIZE 17
99
#define SH7757LCR_ETHERNET_NUM_CH 2
100
#define CONFIG_BOARD_LATE_INIT
103
#define SH7757LCR_GIGA_ETHERNET_NUM_CH 2
106
#define CONFIG_SH_SPI 1
107
#define CONFIG_SH_SPI_BASE 0xfe002000
108
#define CONFIG_SPI_FLASH
109
#define CONFIG_SPI_FLASH_STMICRO 1
113
#define CONFIG_GENERIC_MMC 1
114
#define CONFIG_SH_MMCIF 1
115
#define CONFIG_SH_MMCIF_ADDR 0xffcb0000
116
#define CONFIG_SH_MMCIF_CLK 48000000
119
#define SH7757LCR_SDRAM_PHYS_TOP 0x40000000
120
#define SH7757LCR_GRA_OFFSET 0x1f000000
121
#define SH7757LCR_PCIEBRG_ADDR_B0 0x000a0000
122
#define SH7757LCR_PCIEBRG_SIZE_B0 (64 * 1024)
123
#define SH7757LCR_PCIEBRG_ADDR 0x00090000
124
#define SH7757LCR_PCIEBRG_SIZE (96 * 1024)
127
#define CONFIG_ENV_IS_EMBEDDED
128
#define CONFIG_ENV_IS_IN_SPI_FLASH
129
#define CONFIG_ENV_SECT_SIZE (64 * 1024)
130
#define CONFIG_ENV_ADDR (0x00080000)
131
#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
132
#define CONFIG_ENV_OVERWRITE 1
133
#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
134
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
135
#define CONFIG_EXTRA_ENV_SETTINGS \
136
"netboot=bootp; bootm\0"
139
#define CONFIG_SYS_CLK_FREQ 48000000
140
#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
141
#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
142
#define CONFIG_SYS_TMU_CLK_DIV 4
143
#endif /* __SH7757LCR_H */