3
* Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de
5
* Based on include/configs/yosemite.h
6
* (C) Copyright 2005-2007
7
* Stefan Roese, DENX Software Engineering, sr@denx.de.
9
* SPDX-License-Identifier: GPL-2.0+
13
* gdppc440etx.h - configuration for G&D 440EP/GR ETX-Module
19
* High Level Configuration Options
21
#define CONFIG_440GR 1 /* Specific PPC440GR support */
22
#define CONFIG_HOSTNAME gdppc440etx
23
#define CONFIG_440 1 /* ... PPC440 family */
24
#define CONFIG_SYS_CLK_FREQ 66666666 /* external freq to pll */
26
#define CONFIG_SYS_TEXT_BASE 0xFFF80000
29
* Include common defines/options for all AMCC eval boards
31
#include "amcc-common.h"
33
#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f*/
34
#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
36
#undef CONFIG_ZERO_BOOTDELAY_CHECK /* ignore keypress on bootdelay==0 */
37
#define CONFIG_AUTOBOOT_KEYED /* use key strings to stop autoboot */
38
#define CONFIG_AUTOBOOT_STOP_STR " "
41
* Base addresses -- Note these are effective addresses where the
42
* actual resources get mapped (not physical addresses)
44
#define CONFIG_SYS_FLASH_BASE 0xfc000000 /* start of FLASH */
45
#define CONFIG_SYS_PCI_MEMBASE 0xa0000000 /* mapped pci memory */
46
#define CONFIG_SYS_PCI_MEMBASE1 CONFIG_SYS_PCI_MEMBASE + 0x10000000
47
#define CONFIG_SYS_PCI_MEMBASE2 CONFIG_SYS_PCI_MEMBASE1 + 0x10000000
48
#define CONFIG_SYS_PCI_MEMBASE3 CONFIG_SYS_PCI_MEMBASE2 + 0x10000000
50
/*Don't change either of these*/
51
#define CONFIG_SYS_PCI_BASE 0xe0000000 /* internal PCI regs */
52
/*Don't change either of these*/
54
#define CONFIG_SYS_USB_DEVICE 0x50000000
55
#define CONFIG_SYS_BOOT_BASE_ADDR 0xf0000000
58
* Initial RAM & stack pointer (placed in SDRAM)
60
#define CONFIG_SYS_INIT_RAM_DCACHE 1 /* d-cache as init ram*/
61
#define CONFIG_SYS_INIT_RAM_ADDR 0x70000000 /* DCache */
62
#define CONFIG_SYS_INIT_RAM_SIZE (4 << 10)
63
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE \
64
- GENERATED_GBL_DATA_SIZE)
65
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
70
#define CONFIG_CONS_INDEX 2 /* Use UART1 */
71
#define CONFIG_SYS_NS16550
72
#define CONFIG_SYS_NS16550_SERIAL
73
#define CONFIG_SYS_NS16550_REG_SIZE 1
74
#define CONFIG_SYS_NS16550_CLK get_serial_clock()
75
#define CONFIG_SYS_EXT_SERIAL_CLOCK 11059200 /* ext. 11.059MHz clk */
79
* Define here the location of the environment variables (FLASH or EEPROM).
80
* Note: DENX encourages to use redundant environment in FLASH.
82
#define CONFIG_ENV_IS_IN_FLASH 1 /* FLASH for env. vars*/
87
#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible*/
88
#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
89
#define CONFIG_SYS_FLASH_CFI_AMD_RESET 1 /* AMD RESET for STM 29W320DB!*/
91
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
92
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors/chip */
94
#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout/Flash Erase (in ms)*/
95
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout/Flash Write (in ms)*/
97
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1/* use buffered writes (20x faster)*/
99
#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
101
#ifdef CONFIG_ENV_IS_IN_FLASH
102
#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector*/
103
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
104
#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Env. Sector */
106
/* Address and size of Redundant Environment Sector */
107
#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
108
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
109
#endif /* CONFIG_ENV_IS_IN_FLASH */
114
#undef CONFIG_SPD_EEPROM /* Don't use SPD EEPROM for setup*/
115
#define CONFIG_SYS_KBYTES_SDRAM (128 * 1024) /* 128MB */
116
#define CONFIG_SYS_SDRAM_BANKS (2)
118
#define CONFIG_SDRAM_BANK0
119
#define CONFIG_SDRAM_BANK1
121
#define CONFIG_SYS_SDRAM0_TR0 0x410a4012
122
#define CONFIG_SYS_SDRAM0_WDDCTR 0x40000000
123
#define CONFIG_SYS_SDRAM0_RTR 0x04080000
124
#define CONFIG_SYS_SDRAM0_CFG0 0x80000000
126
#undef CONFIG_SDRAM_ECC
131
#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
134
* Default environment variables
136
#define CONFIG_EXTRA_ENV_SETTINGS \
137
CONFIG_AMCC_DEF_ENV \
138
CONFIG_AMCC_DEF_ENV_POWERPC \
139
CONFIG_AMCC_DEF_ENV_NOR_UPD \
140
"kernel_addr=fc000000\0" \
141
"ramdisk_addr=fc180000\0" \
144
#define CONFIG_HAS_ETH1 1 /* add support for "eth1addr" */
145
#define CONFIG_PHY_ADDR 1
146
#define CONFIG_PHY1_ADDR 3
149
#define CONFIG_PANIC_HANG
153
* Commands additional to the ones defined in amcc-common.h
155
#define CONFIG_CMD_PCI
156
#undef CONFIG_CMD_EEPROM
163
#define CONFIG_PCI /* include pci support */
164
#define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
165
#undef CONFIG_PCI_PNP /* do (not) pci plug-and-play */
166
#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup*/
167
#define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to \
168
CONFIG_SYS_PCI_MEMBASE*/
170
/* Board-specific PCI */
171
#define CONFIG_SYS_PCI_TARGET_INIT
172
#define CONFIG_SYS_PCI_MASTER_INIT
174
#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */
175
#define CONFIG_SYS_PCI_SUBSYS_ID 0xcafe /* tbd */
178
* External Bus Controller (EBC) Setup
180
#define CONFIG_SYS_FLASH CONFIG_SYS_FLASH_BASE
182
/* Memory Bank 0 (NOR-FLASH) initialization */
183
#define CONFIG_SYS_EBC_PB0AP 0x03017200
184
#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH | 0xda000)
186
#endif /* __CONFIG_H */