2
* (C) Copyright 2000-2008
3
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5
* SPDX-License-Identifier: GPL-2.0+
9
* board/config.h - configuration options, board specific
16
* High Level Configuration Options
20
#define CONFIG_MPC860 1 /* This is a MPC860 CPU */
21
#define CONFIG_TQM860M 1 /* ...on a TQM8xxM module */
23
#define CONFIG_SYS_TEXT_BASE 0x40000000
25
#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
26
#define CONFIG_SYS_SMC_RXBUFLEN 128
27
#define CONFIG_SYS_MAXIDLE 10
28
#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
30
#define CONFIG_BOOTCOUNT_LIMIT
32
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
34
#define CONFIG_BOARD_TYPES 1 /* support board types */
36
#define CONFIG_PREBOOT "echo;" \
37
"echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
40
#undef CONFIG_BOOTARGS
42
#define CONFIG_EXTRA_ENV_SETTINGS \
44
"nfsargs=setenv bootargs root=/dev/nfs rw " \
45
"nfsroot=${serverip}:${rootpath}\0" \
46
"ramargs=setenv bootargs root=/dev/ram rw\0" \
47
"addip=setenv bootargs ${bootargs} " \
48
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
49
":${hostname}:${netdev}:off panic=1\0" \
50
"flash_nfs=run nfsargs addip;" \
51
"bootm ${kernel_addr}\0" \
52
"flash_self=run ramargs addip;" \
53
"bootm ${kernel_addr} ${ramdisk_addr}\0" \
54
"net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
55
"rootpath=/opt/eldk/ppc_8xx\0" \
56
"hostname=TQM860M\0" \
57
"bootfile=TQM860M/uImage\0" \
58
"fdt_addr=400C0000\0" \
59
"kernel_addr=40100000\0" \
60
"ramdisk_addr=40280000\0" \
61
"u-boot=TQM860M/u-image.bin\0" \
62
"load=tftp 200000 ${u-boot}\0" \
63
"update=prot off 40000000 +${filesize};" \
64
"era 40000000 +${filesize};" \
65
"cp.b 200000 40000000 ${filesize};" \
66
"sete filesize;save\0" \
68
#define CONFIG_BOOTCOMMAND "run flash_self"
70
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
71
#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
73
#undef CONFIG_WATCHDOG /* watchdog disabled */
75
#define CONFIG_STATUS_LED 1 /* Status LED enabled */
77
#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
82
#define CONFIG_BOOTP_SUBNETMASK
83
#define CONFIG_BOOTP_GATEWAY
84
#define CONFIG_BOOTP_HOSTNAME
85
#define CONFIG_BOOTP_BOOTPATH
86
#define CONFIG_BOOTP_BOOTFILESIZE
89
#define CONFIG_MAC_PARTITION
90
#define CONFIG_DOS_PARTITION
92
#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
96
* Command line configuration.
98
#include <config_cmd_default.h>
100
#define CONFIG_CMD_ASKENV
101
#define CONFIG_CMD_DATE
102
#define CONFIG_CMD_DHCP
103
#define CONFIG_CMD_ELF
104
#define CONFIG_CMD_EXT2
105
#define CONFIG_CMD_IDE
106
#define CONFIG_CMD_JFFS2
107
#define CONFIG_CMD_NFS
108
#define CONFIG_CMD_SNTP
111
#define CONFIG_NETCONSOLE
115
* Miscellaneous configurable options
117
#define CONFIG_SYS_LONGHELP /* undef to save memory */
119
#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
120
#define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */
122
#if defined(CONFIG_CMD_KGDB)
123
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
125
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
127
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
128
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
129
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
131
#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
132
#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
134
#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
137
* Low Level Configuration Settings
138
* (address mappings, register initial values, etc.)
139
* You should know what you are doing if you make changes here.
141
/*-----------------------------------------------------------------------
142
* Internal Memory Mapped Register
144
#define CONFIG_SYS_IMMR 0xFFF00000
146
/*-----------------------------------------------------------------------
147
* Definitions for initial stack pointer and data area (in DPRAM)
149
#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
150
#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
151
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
152
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
154
/*-----------------------------------------------------------------------
155
* Start addresses for the final memory configuration
156
* (Set up by the startup code)
157
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
159
#define CONFIG_SYS_SDRAM_BASE 0x00000000
160
#define CONFIG_SYS_FLASH_BASE 0x40000000
161
#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
162
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
163
#define CONFIG_SYS_MALLOC_LEN (256 << 10) /* Reserve 256 kB for malloc() */
166
* For booting Linux, the board info and command line data
167
* have to be in the first 8 MB of memory, since this is
168
* the maximum mapped by the Linux kernel during initialization.
170
#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
172
/*-----------------------------------------------------------------------
175
/* use CFI flash driver */
176
#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
177
#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
178
#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
179
#define CONFIG_SYS_FLASH_EMPTY_INFO
180
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
181
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
182
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
184
#define CONFIG_ENV_IS_IN_FLASH 1
185
#define CONFIG_ENV_OFFSET 0x40000 /* Offset of Environment Sector */
186
#define CONFIG_ENV_SIZE 0x08000 /* Total Size of Environment Sector */
187
#define CONFIG_ENV_SECT_SIZE 0x40000 /* Total Size of Environment Sector */
189
/* Address and size of Redundant Environment Sector */
190
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SECT_SIZE)
191
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
193
#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
195
#define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */
197
/*-----------------------------------------------------------------------
198
* Dynamic MTD partition support
200
#define CONFIG_CMD_MTDPARTS
201
#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
202
#define CONFIG_FLASH_CFI_MTD
203
#define MTDIDS_DEFAULT "nor0=TQM8xxM-0"
205
#define MTDPARTS_DEFAULT "mtdparts=TQM8xxM-0:512k(u-boot)," \
211
/*-----------------------------------------------------------------------
212
* Hardware Information Block
214
#define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
215
#define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */
216
#define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
218
/*-----------------------------------------------------------------------
219
* Cache Configuration
221
#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
222
#if defined(CONFIG_CMD_KGDB)
223
#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
226
/*-----------------------------------------------------------------------
227
* SYPCR - System Protection Control 11-9
228
* SYPCR can only be written once after reset!
229
*-----------------------------------------------------------------------
230
* Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
232
#if defined(CONFIG_WATCHDOG)
233
#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
234
SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
236
#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
239
/*-----------------------------------------------------------------------
240
* SIUMCR - SIU Module Configuration 11-6
241
*-----------------------------------------------------------------------
242
* PCMCIA config., multi-function pin tri-state
244
#ifndef CONFIG_CAN_DRIVER
245
#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
246
#else /* we must activate GPL5 in the SIUMCR for CAN */
247
#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
248
#endif /* CONFIG_CAN_DRIVER */
250
/*-----------------------------------------------------------------------
251
* TBSCR - Time Base Status and Control 11-26
252
*-----------------------------------------------------------------------
253
* Clear Reference Interrupt Status, Timebase freezing enabled
255
#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
257
/*-----------------------------------------------------------------------
258
* RTCSC - Real-Time Clock Status and Control Register 11-27
259
*-----------------------------------------------------------------------
261
#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
263
/*-----------------------------------------------------------------------
264
* PISCR - Periodic Interrupt Status and Control 11-31
265
*-----------------------------------------------------------------------
266
* Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
268
#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
270
/*-----------------------------------------------------------------------
271
* PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
272
*-----------------------------------------------------------------------
273
* Reset PLL lock status sticky bit, timer expired status bit and timer
274
* interrupt status bit
276
#define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
278
/*-----------------------------------------------------------------------
279
* SCCR - System Clock and reset Control Register 15-27
280
*-----------------------------------------------------------------------
281
* Set clock output, timebase and RTC source and divider,
282
* power management and some other internal clocks
284
#define SCCR_MASK SCCR_EBDF11
285
#define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
286
SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
289
/*-----------------------------------------------------------------------
291
*-----------------------------------------------------------------------
294
#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
295
#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
296
#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
297
#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
298
#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
299
#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
300
#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
301
#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
303
/*-----------------------------------------------------------------------
304
* IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
305
*-----------------------------------------------------------------------
308
#define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */
309
#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
311
#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
312
#undef CONFIG_IDE_LED /* LED for ide not supported */
313
#undef CONFIG_IDE_RESET /* reset for ide not supported */
315
#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
316
#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
318
#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
320
#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
322
/* Offset for data I/O */
323
#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
325
/* Offset for normal register accesses */
326
#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
328
/* Offset for alternate registers */
329
#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
331
/*-----------------------------------------------------------------------
333
*-----------------------------------------------------------------------
336
#define CONFIG_SYS_DER 0
339
* Init Memory Controller:
341
* BR0/1 and OR0/1 (FLASH)
344
#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
345
#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */
347
/* used to re-map FLASH both when starting from SRAM or FLASH:
348
* restrict access enough to keep SRAM working (if any)
349
* but not too much to meddle with FLASH accesses
351
#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
352
#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
357
#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
358
OR_SCY_3_CLK | OR_EHTR | OR_BI)
360
#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
361
#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
362
#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
364
#define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP
365
#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
366
#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
369
* BR2/3 and OR2/3 (SDRAM)
372
#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
373
#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
374
#define SDRAM_MAX_SIZE 0x08000000 /* max 128 MB per bank */
376
/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
377
#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
379
#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
380
#define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
382
#ifndef CONFIG_CAN_DRIVER
383
#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
384
#define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
385
#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
386
#define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
387
#define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
388
#define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
389
#define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
390
BR_PS_8 | BR_MS_UPMB | BR_V )
391
#endif /* CONFIG_CAN_DRIVER */
394
* Memory Periodic Timer Prescaler
396
* The Divider for PTA (refresh timer) configuration is based on an
397
* example SDRAM configuration (64 MBit, one bank). The adjustment to
398
* the number of chip selects (NCS) and the actually needed refresh
399
* rate is done by setting MPTPR.
401
* PTA is calculated from
402
* PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
404
* gclk CPU clock (not bus clock!)
405
* Trefresh Refresh cycle * 4 (four word bursts used)
407
* 4096 Rows from SDRAM example configuration
408
* 1000 factor s -> ms
409
* 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
410
* 4 Number of refresh cycles per period
411
* 64 Refresh cycle in ms per number of rows
412
* --------------------------------------------
413
* Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
415
* 50 MHz => 50.000.000 / Divider = 98
416
* 66 Mhz => 66.000.000 / Divider = 129
417
* 80 Mhz => 80.000.000 / Divider = 156
420
#define CONFIG_SYS_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
421
#define CONFIG_SYS_MAMR_PTA 98
424
* For 16 MBit, refresh rates could be 31.3 us
425
* (= 64 ms / 2K = 125 / quad bursts).
426
* For a simpler initialization, 15.6 us is used instead.
428
* #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
429
* #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
431
#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
432
#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
434
/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
435
#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
436
#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
439
* MAMR settings for SDRAM
443
#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
444
MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
445
MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
447
#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
448
MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
449
MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
450
/* 10 column SDRAM */
451
#define CONFIG_SYS_MAMR_10COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
452
MAMR_AMA_TYPE_2 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A9 | \
453
MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
455
#define CONFIG_SCC1_ENET
456
#define CONFIG_FEC_ENET
457
#define CONFIG_ETHPRIME "SCC"
459
/* pass open firmware flat tree */
460
#define CONFIG_OF_LIBFDT 1
461
#define CONFIG_OF_BOARD_SETUP 1
462
#define CONFIG_HWCONFIG 1
464
#endif /* __CONFIG_H */