1
Marvell Discovery mv64[345]6x System Controller chips
2
===========================================================
4
The Marvell mv64[345]60 series of system controller chips contain
5
many of the peripherals needed to implement a complete computer
6
system. In this section, we define device tree nodes to describe
7
the system controller chip itself and each of the peripherals
8
which it contains. Compatible string values for each node are
9
prefixed with the string "marvell,", for Marvell Technology Group Ltd.
11
1) The /system-controller node
13
This node is used to represent the system-controller and must be
14
present when the system uses a system controller chip. The top-level
15
system-controller node contains information that is global to all
16
devices within the system controller chip. The node name begins
17
with "system-controller" followed by the unit address, which is
18
the base address of the memory-mapped register set for the system
23
- ranges : Describes the translation of system controller addresses
24
for memory mapped registers.
25
- clock-frequency: Contains the main clock frequency for the system
27
- reg : This property defines the address and size of the
28
memory-mapped registers contained within the system controller
29
chip. The address specified in the "reg" property should match
30
the unit address of the system-controller node.
31
- #address-cells : Address representation for system controller
32
devices. This field represents the number of cells needed to
33
represent the address of the memory-mapped registers of devices
34
within the system controller chip.
35
- #size-cells : Size representation for the memory-mapped
36
registers within the system controller chip.
37
- #interrupt-cells : Defines the width of cells used to represent
42
- model : The specific model of the system controller chip. Such
43
as, "mv64360", "mv64460", or "mv64560".
44
- compatible : A string identifying the compatibility identifiers
45
of the system controller chip.
47
The system-controller node contains child nodes for each system
48
controller device that the platform uses. Nodes should not be created
49
for devices which exist on the system controller chip but are not used
51
Example Marvell Discovery mv64360 system-controller node:
53
system-controller@f1000000 { /* Marvell Discovery mv64360 */
56
model = "mv64360"; /* Default */
57
compatible = "marvell,mv64360";
58
clock-frequency = <133333333>;
59
reg = <0xf1000000 0x10000>;
60
virtual-reg = <0xf1000000>;
61
ranges = <0x88000000 0x88000000 0x1000000 /* PCI 0 I/O Space */
62
0x80000000 0x80000000 0x8000000 /* PCI 0 MEM Space */
63
0xa0000000 0xa0000000 0x4000000 /* User FLASH */
64
0x00000000 0xf1000000 0x0010000 /* Bridge's regs */
65
0xf2000000 0xf2000000 0x0040000>;/* Integrated SRAM */
67
[ child node definitions... ]
70
2) Child nodes of /system-controller
72
a) Marvell Discovery MDIO bus
74
The MDIO is a bus to which the PHY devices are connected. For each
75
device that exists on this bus, a child node should be created. See
76
the definition of the PHY node below for an example of how to define
80
- #address-cells : Should be <1>
81
- #size-cells : Should be <0>
82
- device_type : Should be "mdio"
83
- compatible : Should be "marvell,mv64360-mdio"
91
compatible = "marvell,mv64360-mdio";
99
b) Marvell Discovery ethernet controller
101
The Discover ethernet controller is described with two levels
102
of nodes. The first level describes an ethernet silicon block
103
and the second level describes up to 3 ethernet nodes within
104
that block. The reason for the multiple levels is that the
105
registers for the node are interleaved within a single set
106
of registers. The "ethernet-block" level describes the
107
shared register set, and the "ethernet" nodes describe ethernet
108
port-specific properties.
113
- #address-cells : <1>
115
- compatible : "marvell,mv64360-eth-block"
116
- reg : Offset and length of the register set for this block
118
Example Discovery Ethernet block node:
119
ethernet-block@2000 {
120
#address-cells = <1>;
122
compatible = "marvell,mv64360-eth-block";
123
reg = <0x2000 0x2000>;
132
- device_type : Should be "network".
133
- compatible : Should be "marvell,mv64360-eth".
134
- reg : Should be <0>, <1>, or <2>, according to which registers
135
within the silicon block the device uses.
136
- interrupts : <a> where a is the interrupt number for the port.
137
- interrupt-parent : the phandle for the interrupt controller
138
that services interrupts for this device.
139
- phy : the phandle for the PHY connected to this ethernet
141
- local-mac-address : 6 bytes, MAC address
143
Example Discovery Ethernet port node:
145
device_type = "network";
146
compatible = "marvell,mv64360-eth";
149
interrupt-parent = <&PIC>;
151
local-mac-address = [ 00 00 00 00 00 00 ];
156
c) Marvell Discovery PHY nodes
159
- device_type : Should be "ethernet-phy"
160
- interrupts : <a> where a is the interrupt number for this phy.
161
- interrupt-parent : the phandle for the interrupt controller that
162
services interrupts for this device.
163
- reg : The ID number for the phy, usually a small integer
165
Example Discovery PHY node:
167
device_type = "ethernet-phy";
168
compatible = "broadcom,bcm5421";
169
interrupts = <76>; /* GPP 12 */
170
interrupt-parent = <&PIC>;
175
d) Marvell Discovery SDMA nodes
177
Represent DMA hardware associated with the MPSC (multiprotocol
181
- compatible : "marvell,mv64360-sdma"
182
- reg : Offset and length of the register set for this device
183
- interrupts : <a> where a is the interrupt number for the DMA
185
- interrupt-parent : the phandle for the interrupt controller
186
that services interrupts for this device.
188
Example Discovery SDMA node:
190
compatible = "marvell,mv64360-sdma";
191
reg = <0x4000 0xc18>;
192
virtual-reg = <0xf1004000>;
194
interrupt-parent = <&PIC>;
198
e) Marvell Discovery BRG nodes
200
Represent baud rate generator hardware associated with the MPSC
201
(multiprotocol serial controllers).
204
- compatible : "marvell,mv64360-brg"
205
- reg : Offset and length of the register set for this device
206
- clock-src : A value from 0 to 15 which selects the clock
207
source for the baud rate generator. This value corresponds
208
to the CLKS value in the BRGx configuration register. See
209
the mv64x60 User's Manual.
210
- clock-frequence : The frequency (in Hz) of the baud rate
211
generator's input clock.
212
- current-speed : The current speed setting (presumably by
213
firmware) of the baud rate generator.
215
Example Discovery BRG node:
217
compatible = "marvell,mv64360-brg";
220
clock-frequency = <133333333>;
221
current-speed = <9600>;
225
f) Marvell Discovery CUNIT nodes
227
Represent the Serial Communications Unit device hardware.
230
- reg : Offset and length of the register set for this device
232
Example Discovery CUNIT node:
234
reg = <0xf200 0x200>;
238
g) Marvell Discovery MPSCROUTING nodes
240
Represent the Discovery's MPSC routing hardware
243
- reg : Offset and length of the register set for this device
245
Example Discovery CUNIT node:
251
h) Marvell Discovery MPSCINTR nodes
253
Represent the Discovery's MPSC DMA interrupt hardware registers
254
(SDMA cause and mask registers).
257
- reg : Offset and length of the register set for this device
259
Example Discovery MPSCINTR node:
261
reg = <0xb800 0x100>;
265
i) Marvell Discovery MPSC nodes
267
Represent the Discovery's MPSC (Multiprotocol Serial Controller)
271
- device_type : "serial"
272
- compatible : "marvell,mv64360-mpsc"
273
- reg : Offset and length of the register set for this device
274
- sdma : the phandle for the SDMA node used by this port
275
- brg : the phandle for the BRG node used by this port
276
- cunit : the phandle for the CUNIT node used by this port
277
- mpscrouting : the phandle for the MPSCROUTING node used by this port
278
- mpscintr : the phandle for the MPSCINTR node used by this port
279
- cell-index : the hardware index of this cell in the MPSC core
280
- max_idle : value needed for MPSC CHR3 (Maximum Frame Length)
282
- interrupts : <a> where a is the interrupt number for the MPSC.
283
- interrupt-parent : the phandle for the interrupt controller
284
that services interrupts for this device.
286
Example Discovery MPSCINTR node:
288
device_type = "serial";
289
compatible = "marvell,mv64360-mpsc";
291
virtual-reg = <0xf1008000>;
295
mpscrouting = <&MPSCROUTING>;
296
mpscintr = <&MPSCINTR>;
300
interrupt-parent = <&PIC>;
304
j) Marvell Discovery Watch Dog Timer nodes
306
Represent the Discovery's watchdog timer hardware
309
- compatible : "marvell,mv64360-wdt"
310
- reg : Offset and length of the register set for this device
312
Example Discovery Watch Dog Timer node:
314
compatible = "marvell,mv64360-wdt";
319
k) Marvell Discovery I2C nodes
321
Represent the Discovery's I2C hardware
324
- device_type : "i2c"
325
- compatible : "marvell,mv64360-i2c"
326
- reg : Offset and length of the register set for this device
327
- interrupts : <a> where a is the interrupt number for the I2C.
328
- interrupt-parent : the phandle for the interrupt controller
329
that services interrupts for this device.
331
Example Discovery I2C node:
332
compatible = "marvell,mv64360-i2c";
334
virtual-reg = <0xf100c000>;
336
interrupt-parent = <&PIC>;
340
l) Marvell Discovery PIC (Programmable Interrupt Controller) nodes
342
Represent the Discovery's PIC hardware
345
- #interrupt-cells : <1>
346
- #address-cells : <0>
347
- compatible : "marvell,mv64360-pic"
348
- reg : Offset and length of the register set for this device
349
- interrupt-controller
351
Example Discovery PIC node:
353
#interrupt-cells = <1>;
354
#address-cells = <0>;
355
compatible = "marvell,mv64360-pic";
357
interrupt-controller;
361
m) Marvell Discovery MPP (Multipurpose Pins) multiplexing nodes
363
Represent the Discovery's MPP hardware
366
- compatible : "marvell,mv64360-mpp"
367
- reg : Offset and length of the register set for this device
369
Example Discovery MPP node:
371
compatible = "marvell,mv64360-mpp";
376
n) Marvell Discovery GPP (General Purpose Pins) nodes
378
Represent the Discovery's GPP hardware
381
- compatible : "marvell,mv64360-gpp"
382
- reg : Offset and length of the register set for this device
384
Example Discovery GPP node:
386
compatible = "marvell,mv64360-gpp";
391
o) Marvell Discovery PCI host bridge node
393
Represents the Discovery's PCI host bridge device. The properties
394
for this node conform to Rev 2.1 of the PCI Bus Binding to IEEE
395
1275-1994. A typical value for the compatible property is
396
"marvell,mv64360-pci".
398
Example Discovery PCI host bridge node
400
#address-cells = <3>;
402
#interrupt-cells = <1>;
404
compatible = "marvell,mv64360-pci";
406
ranges = <0x01000000 0x0 0x0
407
0x88000000 0x0 0x01000000
408
0x02000000 0x0 0x80000000
409
0x80000000 0x0 0x08000000>;
411
clock-frequency = <66000000>;
412
interrupt-parent = <&PIC>;
413
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
442
p) Marvell Discovery CPU Error nodes
444
Represent the Discovery's CPU error handler device.
447
- compatible : "marvell,mv64360-cpu-error"
448
- reg : Offset and length of the register set for this device
449
- interrupts : the interrupt number for this device
450
- interrupt-parent : the phandle for the interrupt controller
451
that services interrupts for this device.
453
Example Discovery CPU Error node:
455
compatible = "marvell,mv64360-cpu-error";
456
reg = <0x70 0x10 0x128 0x28>;
458
interrupt-parent = <&PIC>;
462
q) Marvell Discovery SRAM Controller nodes
464
Represent the Discovery's SRAM controller device.
467
- compatible : "marvell,mv64360-sram-ctrl"
468
- reg : Offset and length of the register set for this device
469
- interrupts : the interrupt number for this device
470
- interrupt-parent : the phandle for the interrupt controller
471
that services interrupts for this device.
473
Example Discovery SRAM Controller node:
475
compatible = "marvell,mv64360-sram-ctrl";
478
interrupt-parent = <&PIC>;
482
r) Marvell Discovery PCI Error Handler nodes
484
Represent the Discovery's PCI error handler device.
487
- compatible : "marvell,mv64360-pci-error"
488
- reg : Offset and length of the register set for this device
489
- interrupts : the interrupt number for this device
490
- interrupt-parent : the phandle for the interrupt controller
491
that services interrupts for this device.
493
Example Discovery PCI Error Handler node:
495
compatible = "marvell,mv64360-pci-error";
496
reg = <0x1d40 0x40 0xc28 0x4>;
498
interrupt-parent = <&PIC>;
502
s) Marvell Discovery Memory Controller nodes
504
Represent the Discovery's memory controller device.
507
- compatible : "marvell,mv64360-mem-ctrl"
508
- reg : Offset and length of the register set for this device
509
- interrupts : the interrupt number for this device
510
- interrupt-parent : the phandle for the interrupt controller
511
that services interrupts for this device.
513
Example Discovery Memory Controller node:
515
compatible = "marvell,mv64360-mem-ctrl";
518
interrupt-parent = <&PIC>;