2
* Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights
5
* This software is available to you under a choice of one of two
6
* licenses. You may choose to be licensed under the terms of the GNU
7
* General Public License (GPL) Version 2, available from the file
8
* COPYING in the main directory of this source tree, or the NetLogic
11
* Redistribution and use in source and binary forms, with or without
12
* modification, are permitted provided that the following conditions
15
* 1. Redistributions of source code must retain the above copyright
16
* notice, this list of conditions and the following disclaimer.
17
* 2. Redistributions in binary form must reproduce the above copyright
18
* notice, this list of conditions and the following disclaimer in
19
* the documentation and/or other materials provided with the
22
* THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS'' AND ANY EXPRESS OR
23
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
24
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25
* ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE
26
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
27
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
28
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
29
* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
30
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
31
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
32
* IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35
#include <linux/kernel.h>
36
#include <linux/delay.h>
37
#include <linux/init.h>
38
#include <linux/smp.h>
39
#include <linux/irq.h>
41
#include <asm/mmu_context.h>
43
#include <asm/netlogic/interrupt.h>
44
#include <asm/netlogic/mips-extns.h>
46
#include <asm/netlogic/xlr/iomap.h>
47
#include <asm/netlogic/xlr/pic.h>
48
#include <asm/netlogic/xlr/xlr.h>
50
void core_send_ipi(int logical_cpu, unsigned int action)
52
int cpu = cpu_logical_map(logical_cpu);
54
u32 pid = (cpu >> 2) & 0x07;
55
u32 ipi = (tid << 16) | (pid << 20);
57
if (action & SMP_CALL_FUNCTION)
58
ipi |= IRQ_IPI_SMP_FUNCTION;
59
else if (action & SMP_RESCHEDULE_YOURSELF)
60
ipi |= IRQ_IPI_SMP_RESCHEDULE;
67
void nlm_send_ipi_single(int cpu, unsigned int action)
69
core_send_ipi(cpu, action);
72
void nlm_send_ipi_mask(const struct cpumask *mask, unsigned int action)
76
for_each_cpu(cpu, mask) {
77
core_send_ipi(cpu, action);
81
/* IRQ_IPI_SMP_FUNCTION Handler */
82
void nlm_smp_function_ipi_handler(unsigned int irq, struct irq_desc *desc)
84
smp_call_function_interrupt();
87
/* IRQ_IPI_SMP_RESCHEDULE handler */
88
void nlm_smp_resched_ipi_handler(unsigned int irq, struct irq_desc *desc)
94
* Called before going into mips code, early cpu init
96
void nlm_early_init_secondary(void)
98
write_c0_ebase((uint32_t)nlm_common_ebase);
99
/* TLB partition here later */
103
* Code to run on secondary just after probing the CPU
105
static void __cpuinit nlm_init_secondary(void)
110
void nlm_smp_finish(void)
113
nlm_common_msgring_cpu_init();
118
void nlm_cpus_done(void)
123
* Boot all other cpus in the system, initialize them, and bring them into
126
int nlm_cpu_unblock[NR_CPUS];
127
int nlm_cpu_ready[NR_CPUS];
128
unsigned long nlm_next_gp;
129
unsigned long nlm_next_sp;
130
cpumask_t phys_cpu_present_map;
132
void nlm_boot_secondary(int logical_cpu, struct task_struct *idle)
134
unsigned long gp = (unsigned long)task_thread_info(idle);
135
unsigned long sp = (unsigned long)__KSTK_TOS(idle);
136
int cpu = cpu_logical_map(logical_cpu);
143
nlm_cpu_unblock[cpu] = 1;
146
void __init nlm_smp_setup(void)
148
unsigned int boot_cpu;
151
boot_cpu = hard_smp_processor_id();
152
cpus_clear(phys_cpu_present_map);
154
cpu_set(boot_cpu, phys_cpu_present_map);
155
__cpu_number_map[boot_cpu] = 0;
156
__cpu_logical_map[0] = boot_cpu;
157
cpu_set(0, cpu_possible_map);
160
for (i = 0; i < NR_CPUS; i++) {
162
* BSP is not set in nlm_cpu_ready array, it is only for
163
* ASPs (goto see smpboot.S)
165
if (nlm_cpu_ready[i]) {
166
cpu_set(i, phys_cpu_present_map);
167
__cpu_number_map[i] = num_cpus;
168
__cpu_logical_map[num_cpus] = i;
169
cpu_set(num_cpus, cpu_possible_map);
174
pr_info("Phys CPU present map: %lx, possible map %lx\n",
175
(unsigned long)phys_cpu_present_map.bits[0],
176
(unsigned long)cpu_possible_map.bits[0]);
178
pr_info("Detected %i Slave CPU(s)\n", num_cpus);
181
void nlm_prepare_cpus(unsigned int max_cpus)
185
struct plat_smp_ops nlm_smp_ops = {
186
.send_ipi_single = nlm_send_ipi_single,
187
.send_ipi_mask = nlm_send_ipi_mask,
188
.init_secondary = nlm_init_secondary,
189
.smp_finish = nlm_smp_finish,
190
.cpus_done = nlm_cpus_done,
191
.boot_secondary = nlm_boot_secondary,
192
.smp_setup = nlm_smp_setup,
193
.prepare_cpus = nlm_prepare_cpus,
196
unsigned long secondary_entry_point;
198
int __cpuinit nlm_wakeup_secondary_cpus(u32 wakeup_mask)
200
unsigned int tid, pid, ipi, i, boot_cpu;
203
secondary_entry_point = (unsigned long)prom_pre_boot_secondary_cpus;
204
reset_vec = (void *)CKSEG1ADDR(0x1fc00000);
205
memcpy(reset_vec, nlm_boot_smp_nmi, 0x80);
206
boot_cpu = hard_smp_processor_id();
208
for (i = 0; i < NR_CPUS; i++) {
211
if (wakeup_mask & (1u << i)) {
213
pid = (i >> 2) & 0x7;
214
ipi = (tid << 16) | (pid << 20) | (1 << 8);