4
* Karthik Dasu <karthik-dp@ti.com>
7
* Texas Instruments, <www.ti.com>
8
* Richard Woodruff <r-woodruff2@ti.com>
10
* This program is free software; you can redistribute it and/or
11
* modify it under the terms of the GNU General Public License as
12
* published by the Free Software Foundation; either version 2 of
13
* the License, or (at your option) any later version.
15
* This program is distributed in the hope that it will be useful,
16
* but WITHOUT ANY WARRANTY; without even the implied warranty of
17
* MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE. See the
18
* GNU General Public License for more details.
20
* You should have received a copy of the GNU General Public License
21
* along with this program; if not, write to the Free Software
22
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25
#include <linux/linkage.h>
26
#include <asm/assembler.h>
27
#include <plat/sram.h>
30
#include "cm2xxx_3xxx.h"
31
#include "prm2xxx_3xxx.h"
36
* Registers access definitions
38
#define SDRC_SCRATCHPAD_SEM_OFFS 0xc
39
#define SDRC_SCRATCHPAD_SEM_V OMAP343X_SCRATCHPAD_REGADDR\
40
(SDRC_SCRATCHPAD_SEM_OFFS)
41
#define PM_PREPWSTST_CORE_P OMAP3430_PRM_BASE + CORE_MOD +\
43
#define PM_PWSTCTRL_MPU_P OMAP3430_PRM_BASE + MPU_MOD + OMAP2_PM_PWSTCTRL
44
#define CM_IDLEST1_CORE_V OMAP34XX_CM_REGADDR(CORE_MOD, CM_IDLEST1)
45
#define CM_IDLEST_CKGEN_V OMAP34XX_CM_REGADDR(PLL_MOD, CM_IDLEST)
46
#define SRAM_BASE_P OMAP3_SRAM_PA
47
#define CONTROL_STAT OMAP343X_CTRL_BASE + OMAP343X_CONTROL_STATUS
48
#define CONTROL_MEM_RTA_CTRL (OMAP343X_CTRL_BASE +\
49
OMAP36XX_CONTROL_MEM_RTA_CTRL)
51
/* Move this as correct place is available */
52
#define SCRATCHPAD_MEM_OFFS 0x310
53
#define SCRATCHPAD_BASE_P (OMAP343X_CTRL_BASE +\
54
OMAP343X_CONTROL_MEM_WKUP +\
56
#define SDRC_POWER_V OMAP34XX_SDRC_REGADDR(SDRC_POWER)
57
#define SDRC_SYSCONFIG_P (OMAP343X_SDRC_BASE + SDRC_SYSCONFIG)
58
#define SDRC_MR_0_P (OMAP343X_SDRC_BASE + SDRC_MR_0)
59
#define SDRC_EMR2_0_P (OMAP343X_SDRC_BASE + SDRC_EMR2_0)
60
#define SDRC_MANUAL_0_P (OMAP343X_SDRC_BASE + SDRC_MANUAL_0)
61
#define SDRC_MR_1_P (OMAP343X_SDRC_BASE + SDRC_MR_1)
62
#define SDRC_EMR2_1_P (OMAP343X_SDRC_BASE + SDRC_EMR2_1)
63
#define SDRC_MANUAL_1_P (OMAP343X_SDRC_BASE + SDRC_MANUAL_1)
64
#define SDRC_DLLA_STATUS_V OMAP34XX_SDRC_REGADDR(SDRC_DLLA_STATUS)
65
#define SDRC_DLLA_CTRL_V OMAP34XX_SDRC_REGADDR(SDRC_DLLA_CTRL)
68
* This file needs be built unconditionally as ARM to interoperate correctly
69
* with non-Thumb-2-capable firmware.
79
* L2 cache needs to be toggled for stable OFF mode functionality on 3630.
80
* This function sets up a flag that will allow for this toggling to take
81
* place on 3630. Hopefully some version in the future may not need this.
83
ENTRY(enable_omap3630_toggle_l2_on_restore)
84
stmfd sp!, {lr} @ save registers on stack
85
/* Setup so that we will disable and enable l2 */
87
adrl r2, l2dis_3630 @ may be too distant for plain adr
89
ldmfd sp!, {pc} @ restore regs and return
90
ENDPROC(enable_omap3630_toggle_l2_on_restore)
93
/* Function to call rom code to save secure ram context */
95
ENTRY(save_secure_ram_context)
96
stmfd sp!, {r4 - r11, lr} @ save registers on stack
97
adr r3, api_params @ r3 points to parameters
98
str r0, [r3,#0x4] @ r0 has sdram address
101
ldr r12, sram_phy_addr_mask
103
mov r0, #25 @ set service ID for PPA
104
mov r12, r0 @ copy secure service ID in r12
105
mov r1, #0 @ set task id for ROM code in r1
106
mov r2, #4 @ set some flags in r2, r6
108
dsb @ data write barrier
109
dmb @ data memory barrier
110
smc #1 @ call SMI monitor (smi #1)
115
ldmfd sp!, {r4 - r11, pc}
122
.word 0x4, 0x0, 0x0, 0x1, 0x1
123
ENDPROC(save_secure_ram_context)
124
ENTRY(save_secure_ram_context_sz)
125
.word . - save_secure_ram_context
128
* ======================
129
* == Idle entry point ==
130
* ======================
134
* Forces OMAP into idle state
136
* omap34xx_cpu_suspend() - This bit of code saves the CPU context if needed
137
* and executes the WFI instruction. Calling WFI effectively changes the
138
* power domains states to the desired target power states.
142
* - only the minimum set of functions gets copied to internal SRAM at boot
143
* and after wake-up from OFF mode, cf. omap_push_sram_idle. The function
144
* pointers in SDRAM or SRAM are called depending on the desired low power
146
* - when the OMAP wakes up it continues at different execution points
147
* depending on the low power mode (non-OFF vs OFF modes),
148
* cf. 'Resume path for xxx mode' comments.
151
ENTRY(omap34xx_cpu_suspend)
152
stmfd sp!, {r4 - r11, lr} @ save registers on stack
155
* r0 contains information about saving context:
156
* 0 - No context lost
157
* 1 - Only L1 and logic lost
158
* 2 - Only L2 lost (Even L1 is retained we clean it along with L2)
159
* 3 - Both L1 and L2 lost and logic lost
163
* For OFF mode: save context and jump to WFI in SDRAM (omap3_do_wfi)
164
* For non-OFF modes: jump to the WFI code in SRAM (omap3_do_wfi_sram)
166
ldr r4, omap3_do_wfi_sram_addr
168
cmp r0, #0x0 @ If no context save required,
169
bxeq r5 @ jump to the WFI code in SRAM
172
/* Otherwise fall through to the save context code */
175
* jump out to kernel flush routine
176
* - reuse that code is better
177
* - it executes in a cached space so is faster than refetch per-block
178
* - should be faster and will change with kernel
179
* - 'might' have to copy address, load and jump to it
180
* Flush all data from the L1 data cache before disabling
188
* Clear the SCTLR.C bit to prevent further data cache
189
* allocation. Clearing SCTLR.C would make all the data accesses
190
* strongly ordered and would not hit the cache.
192
mrc p15, 0, r0, c1, c0, 0
193
bic r0, r0, #(1 << 2) @ Disable the C bit
194
mcr p15, 0, r0, c1, c0, 0
198
* Invalidate L1 data cache. Even though only invalidate is
199
* necessary exported flush API is used here. Doing clean
200
* on already clean cache would be almost NOP.
205
* The kernel doesn't interwork: v7_flush_dcache_all in particluar will
206
* always return in Thumb state when CONFIG_THUMB2_KERNEL is enabled.
207
* This sequence switches back to ARM. Note that .align may insert a
208
* nop: bx pc needs to be word-aligned in order to work.
221
omap3_do_wfi_sram_addr:
222
.word omap3_do_wfi_sram
224
.word v7_flush_dcache_all
226
/* ===================================
227
* == WFI instruction => Enter idle ==
228
* ===================================
233
* Includes the resume path for non-OFF modes
235
* This code gets copied to internal SRAM and is accessible
236
* from both SDRAM and SRAM:
237
* - executed from SRAM for non-off modes (omap3_do_wfi_sram),
238
* - executed from SDRAM for OFF mode (omap3_do_wfi).
242
ldr r4, sdrc_power @ read the SDRC_POWER register
243
ldr r5, [r4] @ read the contents of SDRC_POWER
244
orr r5, r5, #0x40 @ enable self refresh on idle req
245
str r5, [r4] @ write back to SDRC_POWER register
247
/* Data memory barrier and Data sync barrier */
252
* ===================================
253
* == WFI instruction => Enter idle ==
254
* ===================================
256
wfi @ wait for interrupt
259
* ===================================
260
* == Resume path for non-OFF modes ==
261
* ===================================
275
* This function implements the erratum ID i581 WA:
276
* SDRC state restore before accessing the SDRAM
278
* Only used at return from non-OFF mode. For OFF
279
* mode the ROM code configures the SDRC and
280
* the DPLL before calling the restore code directly
284
/* Make sure SDRC accesses are ok */
287
/* DPLL3 must be locked before accessing the SDRC. Maybe the HW ensures this */
288
ldr r4, cm_idlest_ckgen
294
ldr r4, cm_idlest1_core
299
/* allow DLL powerdown upon hw idle req */
306
* PC-relative stores lead to undefined behaviour in Thumb-2: use a r7 as a
308
* Be careful not to clobber r7 when maintaing this code.
312
/* Is dll in lock mode? */
313
ldr r4, sdrc_dlla_ctrl
316
bne exit_nonoff_modes @ Return if locked
317
/* wait till dll locks */
320
ldr r4, wait_dll_lock_counter
322
str r4, [r7, #wait_dll_lock_counter - kick_counter]
323
ldr r4, sdrc_dlla_status
324
/* Wait 20uS for lock */
333
b exit_nonoff_modes @ Return when locked
335
/* disable/reenable DLL if not locked */
337
ldr r4, sdrc_dlla_ctrl
340
bic r6, #(1<<3) @ disable dll
343
orr r6, r6, #(1<<3) @ enable dll
348
str r4, [r7] @ kick_counter
349
b wait_dll_lock_timed
352
/* Re-enable C-bit if needed */
353
mrc p15, 0, r0, c1, c0, 0
354
tst r0, #(1 << 2) @ Check C bit enabled?
355
orreq r0, r0, #(1 << 2) @ Enable the C bit if cleared
356
mcreq p15, 0, r0, c1, c0, 0
360
* ===================================
361
* == Exit point from non-OFF modes ==
362
* ===================================
364
ldmfd sp!, {r4 - r11, pc} @ restore regs and return
372
.word CM_IDLEST1_CORE_V
374
.word CM_IDLEST_CKGEN_V
376
.word SDRC_DLLA_STATUS_V
378
.word SDRC_DLLA_CTRL_V
380
* When exporting to userspace while the counters are in SRAM,
381
* these 2 words need to be at the end to facilitate retrival!
385
wait_dll_lock_counter:
388
ENTRY(omap3_do_wfi_sz)
389
.word . - omap3_do_wfi
393
* ==============================
394
* == Resume path for OFF mode ==
395
* ==============================
399
* The restore_* functions are called by the ROM code
400
* when back from WFI in OFF mode.
401
* Cf. the get_*restore_pointer functions.
403
* restore_es3: applies to 34xx >= ES3.0
404
* restore_3630: applies to 36xx
405
* restore: common code for 3xxx
407
* Note: when back from CORE and MPU OFF mode we are running
408
* from SDRAM, without MMU, without the caches and prediction.
409
* Also the SRAM content has been cleared.
411
ENTRY(omap3_restore_es3)
412
ldr r5, pm_prepwstst_core_p
415
cmp r4, #0x0 @ Check if previous power state of CORE is OFF
416
bne omap3_restore @ Fall through to OMAP3 common code
419
ldr r2, es3_sdrc_fix_sz
422
ldmia r0!, {r3} @ val = *src
423
stmia r1!, {r3} @ *dst = val
424
subs r2, r2, #0x1 @ num_words--
428
b omap3_restore @ Fall through to OMAP3 common code
429
ENDPROC(omap3_restore_es3)
431
ENTRY(omap3_restore_3630)
432
ldr r1, pm_prepwstst_core_p
435
cmp r2, #0x0 @ Check if previous power state of CORE is OFF
436
bne omap3_restore @ Fall through to OMAP3 common code
437
/* Disable RTA before giving control */
438
ldr r1, control_mem_rta
439
mov r2, #OMAP36XX_RTA_DISABLE
441
ENDPROC(omap3_restore_3630)
443
/* Fall through to common code for the remaining logic */
447
* Read the pwstctrl register to check the reason for mpu reset.
448
* This tells us what was lost.
450
ldr r1, pm_pwstctrl_mpu
453
cmp r2, #0x0 @ Check if target power state was OFF or RET
457
cmp r0, #0x1 @ should we disable L2 on 3630?
459
mrc p15, 0, r0, c1, c0, 1
460
bic r0, r0, #2 @ disable L2 cache
461
mcr p15, 0, r0, c1, c0, 1
468
mov r0, #40 @ set service ID for PPA
469
mov r12, r0 @ copy secure Service ID in r12
470
mov r1, #0 @ set task id for ROM code in r1
471
mov r2, #4 @ set some flags in r2, r6
473
adr r3, l2_inv_api_params @ r3 points to dummy parameters
474
dsb @ data write barrier
475
dmb @ data memory barrier
476
smc #1 @ call SMI monitor (smi #1)
477
/* Write to Aux control register to set some bits */
478
mov r0, #42 @ set service ID for PPA
479
mov r12, r0 @ copy secure Service ID in r12
480
mov r1, #0 @ set task id for ROM code in r1
481
mov r2, #4 @ set some flags in r2, r6
483
ldr r4, scratchpad_base
484
ldr r3, [r4, #0xBC] @ r3 points to parameters
485
dsb @ data write barrier
486
dmb @ data memory barrier
487
smc #1 @ call SMI monitor (smi #1)
489
#ifdef CONFIG_OMAP3_L2_AUX_SECURE_SAVE_RESTORE
490
/* Restore L2 aux control register */
491
@ set service ID for PPA
492
mov r0, #CONFIG_OMAP3_L2_AUX_SECURE_SERVICE_SET_ID
493
mov r12, r0 @ copy service ID in r12
494
mov r1, #0 @ set task ID for ROM code in r1
495
mov r2, #4 @ set some flags in r2, r6
497
ldr r4, scratchpad_base
499
adds r3, r3, #8 @ r3 points to parameters
500
dsb @ data write barrier
501
dmb @ data memory barrier
502
smc #1 @ call SMI monitor (smi #1)
510
/* Execute smi to invalidate L2 cache */
511
mov r12, #0x1 @ set up to invalidate L2
512
smc #0 @ Call SMI monitor (smieq)
513
/* Write to Aux control register to set some bits */
514
ldr r4, scratchpad_base
518
smc #0 @ Call SMI monitor (smieq)
519
ldr r4, scratchpad_base
523
smc #0 @ Call SMI monitor (smieq)
526
cmp r1, #0x1 @ Test if L2 re-enable needed on 3630
528
mrc p15, 0, r1, c1, c0, 1
529
orr r1, r1, #2 @ re-enable L2 cache
530
mcr p15, 0, r1, c1, c0, 1
533
/* Now branch to the common CPU resume function */
535
ENDPROC(omap3_restore)
543
.word PM_PREPWSTST_CORE_P
545
.word PM_PWSTCTRL_MPU_P
547
.word SCRATCHPAD_BASE_P
549
.word SRAM_BASE_P + 0x8000
553
.word CONTROL_MEM_RTA_CTRL
562
* This function implements the erratum ID i443 WA, applies to 34xx >= ES3.0
563
* Copied to and run from SRAM in order to reconfigure the SDRC parameters.
568
ldr r4, sdrc_syscfg @ get config addr
569
ldr r5, [r4] @ get value
570
tst r5, #0x100 @ is part access blocked
572
biceq r5, r5, #0x100 @ clear bit if set
573
str r5, [r4] @ write back change
574
ldr r4, sdrc_mr_0 @ get config addr
575
ldr r5, [r4] @ get value
576
str r5, [r4] @ write back change
577
ldr r4, sdrc_emr2_0 @ get config addr
578
ldr r5, [r4] @ get value
579
str r5, [r4] @ write back change
580
ldr r4, sdrc_manual_0 @ get config addr
581
mov r5, #0x2 @ autorefresh command
582
str r5, [r4] @ kick off refreshes
583
ldr r4, sdrc_mr_1 @ get config addr
584
ldr r5, [r4] @ get value
585
str r5, [r4] @ write back change
586
ldr r4, sdrc_emr2_1 @ get config addr
587
ldr r5, [r4] @ get value
588
str r5, [r4] @ write back change
589
ldr r4, sdrc_manual_1 @ get config addr
590
mov r5, #0x2 @ autorefresh command
591
str r5, [r4] @ kick off refreshes
599
.word SDRC_SYSCONFIG_P
605
.word SDRC_MANUAL_0_P
611
.word SDRC_MANUAL_1_P
612
ENDPROC(es3_sdrc_fix)
613
ENTRY(es3_sdrc_fix_sz)
614
.word . - es3_sdrc_fix