2
* arch/sh/kernel/cpu/sh2a/clock-sh7206.c
4
* SH7206 support for the clock framework
6
* Copyright (C) 2006 Yoshinori Sato
9
* Copyright (C) 2005 Paul Mundt
11
* This file is subject to the terms and conditions of the GNU General Public
12
* License. See the file "COPYING" in the main directory of this archive
15
#include <linux/init.h>
16
#include <linux/kernel.h>
17
#include <asm/clock.h>
21
static const int pll1rate[]={1,2,3,4,6,8};
22
static const int pfc_divisors[]={1,2,3,4,6,8,12};
23
#define ifc_divisors pfc_divisors
25
static unsigned int pll2_mult;
27
static void master_clk_init(struct clk *clk)
29
clk->rate *= pll2_mult * pll1rate[(__raw_readw(FREQCR) >> 8) & 0x0007];
32
static struct clk_ops sh7206_master_clk_ops = {
33
.init = master_clk_init,
36
static unsigned long module_clk_recalc(struct clk *clk)
38
int idx = (__raw_readw(FREQCR) & 0x0007);
39
return clk->parent->rate / pfc_divisors[idx];
42
static struct clk_ops sh7206_module_clk_ops = {
43
.recalc = module_clk_recalc,
46
static unsigned long bus_clk_recalc(struct clk *clk)
48
return clk->parent->rate / pll1rate[(__raw_readw(FREQCR) >> 8) & 0x0007];
51
static struct clk_ops sh7206_bus_clk_ops = {
52
.recalc = bus_clk_recalc,
55
static unsigned long cpu_clk_recalc(struct clk *clk)
57
int idx = (__raw_readw(FREQCR) & 0x0007);
58
return clk->parent->rate / ifc_divisors[idx];
61
static struct clk_ops sh7206_cpu_clk_ops = {
62
.recalc = cpu_clk_recalc,
65
static struct clk_ops *sh7206_clk_ops[] = {
66
&sh7206_master_clk_ops,
67
&sh7206_module_clk_ops,
72
void __init arch_init_clk_ops(struct clk_ops **ops, int idx)
74
if (test_mode_pin(MODE_PIN2 | MODE_PIN1 | MODE_PIN0))
76
else if (test_mode_pin(MODE_PIN2 | MODE_PIN1))
78
else if (test_mode_pin(MODE_PIN1))
81
if (idx < ARRAY_SIZE(sh7206_clk_ops))
82
*ops = sh7206_clk_ops[idx];