2
* This file is subject to the terms and conditions of the GNU General Public
3
* License. See the file "COPYING" in the main directory of this archive
14
* This file essentially defines the interface between board
15
* specific PCI code and MIPS common PCI code. Should potentially put
16
* into include/asm/pci.h file.
19
#include <linux/ioport.h>
22
* Each pci channel is a top-level PCI bus seem by CPU. A machine with
23
* multiple PCI channels may have multiple PCI host controllers or a
24
* single controller supporting multiple channels.
26
struct pci_controller {
27
struct pci_controller *next;
30
struct pci_ops *pci_ops;
31
struct resource *mem_resource;
32
unsigned long mem_offset;
33
struct resource *io_resource;
34
unsigned long io_offset;
35
unsigned long io_map_base;
38
/* For compatibility with current (as of July 2003) pciutils
39
and XFree86. Eventually will be removed. */
40
unsigned int need_domain_info;
44
/* Optional access methods for reading/writing the bus number
45
of the PCI controller */
46
int (*get_busno)(void);
47
void (*set_busno)(int busno);
51
* Used by boards to register their PCI busses before the actual scanning.
53
extern struct pci_controller * alloc_pci_controller(void);
54
extern void register_pci_controller(struct pci_controller *hose);
57
* board supplied pci irq fixup routine
59
extern int pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin);
62
/* Can be used to override the logic in pci_scan_bus for skipping
63
already-configured bus numbers - to be used for buggy BIOSes
64
or architectures with incomplete PCI setup by the loader */
66
extern unsigned int pcibios_assign_all_busses(void);
68
extern unsigned long PCIBIOS_MIN_IO;
69
extern unsigned long PCIBIOS_MIN_MEM;
71
#define PCIBIOS_MIN_CARDBUS_IO 0x4000
73
extern void pcibios_set_master(struct pci_dev *dev);
75
static inline void pcibios_penalize_isa_irq(int irq, int active)
77
/* We don't do dynamic PCI IRQ allocation */
82
extern int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,
83
enum pci_mmap_state mmap_state, int write_combine);
86
* Dynamic DMA mapping stuff.
87
* MIPS has everything mapped statically.
90
#include <linux/types.h>
91
#include <linux/slab.h>
92
#include <asm/scatterlist.h>
93
#include <linux/string.h>
99
* The PCI address space does equal the physical memory address space. The
100
* networking and block device layers use this boolean for bounce buffer
101
* decisions. This is set if any hose does not have an IOMMU.
103
extern unsigned int PCI_DMA_BUS_IS_PHYS;
106
static inline void pci_dma_burst_advice(struct pci_dev *pdev,
107
enum pci_dma_burst_strategy *strat,
108
unsigned long *strategy_parameter)
110
*strat = PCI_DMA_BURST_INFINITY;
111
*strategy_parameter = ~0UL;
115
extern void pcibios_resource_to_bus(struct pci_dev *dev,
116
struct pci_bus_region *region, struct resource *res);
118
extern void pcibios_bus_to_resource(struct pci_dev *dev, struct resource *res,
119
struct pci_bus_region *region);
121
#define pci_domain_nr(bus) ((struct pci_controller *)(bus)->sysdata)->index
123
static inline int pci_proc_domain(struct pci_bus *bus)
125
struct pci_controller *hose = bus->sysdata;
126
return hose->need_domain_info;
129
#endif /* __KERNEL__ */
131
/* implement the pci_ DMA API in terms of the generic device dma_ one */
132
#include <asm-generic/pci-dma-compat.h>
134
/* Do platform specific device initialization at pci_enable_device() time */
135
extern int pcibios_plat_dev_init(struct pci_dev *dev);
137
/* Chances are this interrupt is wired PC-style ... */
138
static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel)
140
return channel ? 15 : 14;
143
#ifdef CONFIG_CPU_CAVIUM_OCTEON
144
/* MSI arch hook for OCTEON */
145
#define arch_setup_msi_irqs arch_setup_msi_irqs
148
extern int pci_probe_only;
150
extern char * (*pcibios_plat_setup)(char *str);
152
#endif /* _ASM_PCI_H */