2
* Procfs interface for the PCI bus.
4
* Copyright (c) 1997--1999 Martin Mares <mj@ucw.cz>
7
#include <linux/init.h>
9
#include <linux/slab.h>
10
#include <linux/module.h>
11
#include <linux/proc_fs.h>
12
#include <linux/seq_file.h>
13
#include <linux/capability.h>
14
#include <asm/uaccess.h>
15
#include <asm/byteorder.h>
18
static int proc_initialized; /* = 0 */
21
proc_bus_pci_lseek(struct file *file, loff_t off, int whence)
24
struct inode *inode = file->f_path.dentry->d_inode;
26
mutex_lock(&inode->i_mutex);
32
new = file->f_pos + off;
35
new = inode->i_size + off;
38
if (new < 0 || new > inode->i_size)
42
mutex_unlock(&inode->i_mutex);
47
proc_bus_pci_read(struct file *file, char __user *buf, size_t nbytes, loff_t *ppos)
49
const struct inode *ino = file->f_path.dentry->d_inode;
50
const struct proc_dir_entry *dp = PDE(ino);
51
struct pci_dev *dev = dp->data;
52
unsigned int pos = *ppos;
53
unsigned int cnt, size;
56
* Normal users can read only the standardized portion of the
57
* configuration space as several chips lock up when trying to read
58
* undefined locations (think of Intel PIIX4 as a typical example).
61
if (capable(CAP_SYS_ADMIN))
63
else if (dev->hdr_type == PCI_HEADER_TYPE_CARDBUS)
72
if (pos + nbytes > size)
76
if (!access_ok(VERIFY_WRITE, buf, cnt))
79
if ((pos & 1) && cnt) {
81
pci_user_read_config_byte(dev, pos, &val);
88
if ((pos & 3) && cnt > 2) {
90
pci_user_read_config_word(dev, pos, &val);
91
__put_user(cpu_to_le16(val), (__le16 __user *) buf);
99
pci_user_read_config_dword(dev, pos, &val);
100
__put_user(cpu_to_le32(val), (__le32 __user *) buf);
108
pci_user_read_config_word(dev, pos, &val);
109
__put_user(cpu_to_le16(val), (__le16 __user *) buf);
117
pci_user_read_config_byte(dev, pos, &val);
118
__put_user(val, buf);
129
proc_bus_pci_write(struct file *file, const char __user *buf, size_t nbytes, loff_t *ppos)
131
struct inode *ino = file->f_path.dentry->d_inode;
132
const struct proc_dir_entry *dp = PDE(ino);
133
struct pci_dev *dev = dp->data;
142
if (pos + nbytes > size)
146
if (!access_ok(VERIFY_READ, buf, cnt))
149
if ((pos & 1) && cnt) {
151
__get_user(val, buf);
152
pci_user_write_config_byte(dev, pos, val);
158
if ((pos & 3) && cnt > 2) {
160
__get_user(val, (__le16 __user *) buf);
161
pci_user_write_config_word(dev, pos, le16_to_cpu(val));
169
__get_user(val, (__le32 __user *) buf);
170
pci_user_write_config_dword(dev, pos, le32_to_cpu(val));
178
__get_user(val, (__le16 __user *) buf);
179
pci_user_write_config_word(dev, pos, le16_to_cpu(val));
187
__get_user(val, buf);
188
pci_user_write_config_byte(dev, pos, val);
195
i_size_write(ino, dp->size);
199
struct pci_filp_private {
200
enum pci_mmap_state mmap_state;
204
static long proc_bus_pci_ioctl(struct file *file, unsigned int cmd,
207
const struct proc_dir_entry *dp = PDE(file->f_dentry->d_inode);
208
struct pci_dev *dev = dp->data;
210
struct pci_filp_private *fpriv = file->private_data;
211
#endif /* HAVE_PCI_MMAP */
215
case PCIIOC_CONTROLLER:
216
ret = pci_domain_nr(dev->bus);
220
case PCIIOC_MMAP_IS_IO:
221
fpriv->mmap_state = pci_mmap_io;
224
case PCIIOC_MMAP_IS_MEM:
225
fpriv->mmap_state = pci_mmap_mem;
228
case PCIIOC_WRITE_COMBINE:
230
fpriv->write_combine = 1;
232
fpriv->write_combine = 0;
235
#endif /* HAVE_PCI_MMAP */
246
static int proc_bus_pci_mmap(struct file *file, struct vm_area_struct *vma)
248
struct inode *inode = file->f_path.dentry->d_inode;
249
const struct proc_dir_entry *dp = PDE(inode);
250
struct pci_dev *dev = dp->data;
251
struct pci_filp_private *fpriv = file->private_data;
254
if (!capable(CAP_SYS_RAWIO))
257
/* Make sure the caller is mapping a real resource for this device */
258
for (i = 0; i < PCI_ROM_RESOURCE; i++) {
259
if (pci_mmap_fits(dev, i, vma, PCI_MMAP_PROCFS))
263
if (i >= PCI_ROM_RESOURCE)
266
ret = pci_mmap_page_range(dev, vma,
268
fpriv->write_combine);
275
static int proc_bus_pci_open(struct inode *inode, struct file *file)
277
struct pci_filp_private *fpriv = kmalloc(sizeof(*fpriv), GFP_KERNEL);
282
fpriv->mmap_state = pci_mmap_io;
283
fpriv->write_combine = 0;
285
file->private_data = fpriv;
290
static int proc_bus_pci_release(struct inode *inode, struct file *file)
292
kfree(file->private_data);
293
file->private_data = NULL;
297
#endif /* HAVE_PCI_MMAP */
299
static const struct file_operations proc_bus_pci_operations = {
300
.owner = THIS_MODULE,
301
.llseek = proc_bus_pci_lseek,
302
.read = proc_bus_pci_read,
303
.write = proc_bus_pci_write,
304
.unlocked_ioctl = proc_bus_pci_ioctl,
305
.compat_ioctl = proc_bus_pci_ioctl,
307
.open = proc_bus_pci_open,
308
.release = proc_bus_pci_release,
309
.mmap = proc_bus_pci_mmap,
310
#ifdef HAVE_ARCH_PCI_GET_UNMAPPED_AREA
311
.get_unmapped_area = get_pci_unmapped_area,
312
#endif /* HAVE_ARCH_PCI_GET_UNMAPPED_AREA */
313
#endif /* HAVE_PCI_MMAP */
317
static void *pci_seq_start(struct seq_file *m, loff_t *pos)
319
struct pci_dev *dev = NULL;
322
for_each_pci_dev(dev) {
329
static void *pci_seq_next(struct seq_file *m, void *v, loff_t *pos)
331
struct pci_dev *dev = v;
334
dev = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, dev);
338
static void pci_seq_stop(struct seq_file *m, void *v)
341
struct pci_dev *dev = v;
346
static int show_device(struct seq_file *m, void *v)
348
const struct pci_dev *dev = v;
349
const struct pci_driver *drv;
355
drv = pci_dev_driver(dev);
356
seq_printf(m, "%02x%02x\t%04x%04x\t%x",
363
/* only print standard and ROM resources to preserve compatibility */
364
for (i = 0; i <= PCI_ROM_RESOURCE; i++) {
365
resource_size_t start, end;
366
pci_resource_to_user(dev, i, &dev->resource[i], &start, &end);
367
seq_printf(m, "\t%16llx",
368
(unsigned long long)(start |
369
(dev->resource[i].flags & PCI_REGION_FLAG_MASK)));
371
for (i = 0; i <= PCI_ROM_RESOURCE; i++) {
372
resource_size_t start, end;
373
pci_resource_to_user(dev, i, &dev->resource[i], &start, &end);
374
seq_printf(m, "\t%16llx",
375
dev->resource[i].start < dev->resource[i].end ?
376
(unsigned long long)(end - start) + 1 : 0);
380
seq_printf(m, "%s", drv->name);
385
static const struct seq_operations proc_bus_pci_devices_op = {
386
.start = pci_seq_start,
387
.next = pci_seq_next,
388
.stop = pci_seq_stop,
392
static struct proc_dir_entry *proc_bus_pci_dir;
394
int pci_proc_attach_device(struct pci_dev *dev)
396
struct pci_bus *bus = dev->bus;
397
struct proc_dir_entry *e;
400
if (!proc_initialized)
404
if (pci_proc_domain(bus)) {
405
sprintf(name, "%04x:%02x", pci_domain_nr(bus),
408
sprintf(name, "%02x", bus->number);
410
bus->procdir = proc_mkdir(name, proc_bus_pci_dir);
415
sprintf(name, "%02x.%x", PCI_SLOT(dev->devfn), PCI_FUNC(dev->devfn));
416
e = proc_create_data(name, S_IFREG | S_IRUGO | S_IWUSR, bus->procdir,
417
&proc_bus_pci_operations, dev);
420
e->size = dev->cfg_size;
426
int pci_proc_detach_device(struct pci_dev *dev)
428
struct proc_dir_entry *e;
430
if ((e = dev->procent)) {
431
remove_proc_entry(e->name, dev->bus->procdir);
438
int pci_proc_attach_bus(struct pci_bus* bus)
440
struct proc_dir_entry *de = bus->procdir;
442
if (!proc_initialized)
447
sprintf(name, "%02x", bus->number);
448
de = bus->procdir = proc_mkdir(name, proc_bus_pci_dir);
456
int pci_proc_detach_bus(struct pci_bus* bus)
458
struct proc_dir_entry *de = bus->procdir;
460
remove_proc_entry(de->name, proc_bus_pci_dir);
464
static int proc_bus_pci_dev_open(struct inode *inode, struct file *file)
466
return seq_open(file, &proc_bus_pci_devices_op);
468
static const struct file_operations proc_bus_pci_dev_operations = {
469
.owner = THIS_MODULE,
470
.open = proc_bus_pci_dev_open,
473
.release = seq_release,
476
static int __init pci_proc_init(void)
478
struct pci_dev *dev = NULL;
479
proc_bus_pci_dir = proc_mkdir("bus/pci", NULL);
480
proc_create("devices", 0, proc_bus_pci_dir,
481
&proc_bus_pci_dev_operations);
482
proc_initialized = 1;
483
for_each_pci_dev(dev)
484
pci_proc_attach_device(dev);
489
device_initcall(pci_proc_init);