2
* include/asm-xtensa/swab.h
4
* This file is subject to the terms and conditions of the GNU General Public
5
* License. See the file "COPYING" in the main directory of this archive
8
* Copyright (C) 2001 - 2005 Tensilica Inc.
11
#ifndef _XTENSA_SWAB_H
12
#define _XTENSA_SWAB_H
14
#include <linux/types.h>
15
#include <linux/compiler.h>
17
#define __SWAB_64_THRU_32__
19
static inline __attribute_const__ __u32 __arch_swab32(__u32 x)
22
/* instruction sequence from Xtensa ISA release 2/2000 */
24
"srli %0, %1, 16 \n\t"
33
#define __arch_swab32 __arch_swab32
35
static inline __attribute_const__ __u16 __arch_swab16(__u16 x)
37
/* Given that 'short' values are signed (i.e., can be negative),
38
* we cannot assume that the upper 16-bits of the register are
39
* zero. We are careful to mask values after shifting.
42
/* There exists an anomaly between xt-gcc and xt-xcc. xt-gcc
43
* inserts an extui instruction after putting this function inline
44
* to ensure that it uses only the least-significant 16 bits of
45
* the result. xt-xcc doesn't use an extui, but assumes the
46
* __asm__ macro follows convention that the upper 16 bits of an
47
* 'unsigned short' result are still zero. This macro doesn't
48
* follow convention; indeed, it leaves garbage in the upport 16
49
* bits of the register.
51
* Declaring the temporary variables 'res' and 'tmp' to be 32-bit
52
* types while the return type of the function is a 16-bit type
53
* forces both compilers to insert exactly one extui instruction
54
* (or equivalent) to mask off the upper 16 bits. */
59
__asm__("extui %1, %2, 8, 8\n\t"
62
: "=&a" (res), "=&a" (tmp)
68
#define __arch_swab16 __arch_swab16
70
#endif /* _XTENSA_SWAB_H */