1
#ifndef __ASM_SH_HITACHI_7751SE_H
2
#define __ASM_SH_HITACHI_7751SE_H
5
* linux/include/asm-sh/hitachi_7751se.h
7
* Copyright (C) 2000 Kazumoto Kojima
9
* Hitachi SolutionEngine support
11
* Modified for 7751 Solution Engine by
12
* Ian da Silva and Jeremy Siegel, 2001.
15
/* Box specific addresses. */
17
#define PA_ROM 0x00000000 /* EPROM */
18
#define PA_ROM_SIZE 0x00400000 /* EPROM size 4M byte */
19
#define PA_FROM 0x01000000 /* EPROM */
20
#define PA_FROM_SIZE 0x00400000 /* EPROM size 4M byte */
21
#define PA_EXT1 0x04000000
22
#define PA_EXT1_SIZE 0x04000000
23
#define PA_EXT2 0x08000000
24
#define PA_EXT2_SIZE 0x04000000
25
#define PA_SDRAM 0x0c000000
26
#define PA_SDRAM_SIZE 0x04000000
28
#define PA_EXT4 0x12000000
29
#define PA_EXT4_SIZE 0x02000000
30
#define PA_EXT5 0x14000000
31
#define PA_EXT5_SIZE 0x04000000
32
#define PA_PCIC 0x18000000 /* MR-SHPC-01 PCMCIA */
34
#define PA_DIPSW0 0xb9000000 /* Dip switch 5,6 */
35
#define PA_DIPSW1 0xb9000002 /* Dip switch 7,8 */
36
#define PA_LED 0xba000000 /* LED */
37
#define PA_BCR 0xbb000000 /* FPGA on the MS7751SE01 */
39
#define PA_MRSHPC 0xb83fffe0 /* MR-SHPC-01 PCMCIA controller */
40
#define PA_MRSHPC_MW1 0xb8400000 /* MR-SHPC-01 memory window base */
41
#define PA_MRSHPC_MW2 0xb8500000 /* MR-SHPC-01 attribute window base */
42
#define PA_MRSHPC_IO 0xb8600000 /* MR-SHPC-01 I/O window base */
43
#define MRSHPC_MODE (PA_MRSHPC + 4)
44
#define MRSHPC_OPTION (PA_MRSHPC + 6)
45
#define MRSHPC_CSR (PA_MRSHPC + 8)
46
#define MRSHPC_ISR (PA_MRSHPC + 10)
47
#define MRSHPC_ICR (PA_MRSHPC + 12)
48
#define MRSHPC_CPWCR (PA_MRSHPC + 14)
49
#define MRSHPC_MW0CR1 (PA_MRSHPC + 16)
50
#define MRSHPC_MW1CR1 (PA_MRSHPC + 18)
51
#define MRSHPC_IOWCR1 (PA_MRSHPC + 20)
52
#define MRSHPC_MW0CR2 (PA_MRSHPC + 22)
53
#define MRSHPC_MW1CR2 (PA_MRSHPC + 24)
54
#define MRSHPC_IOWCR2 (PA_MRSHPC + 26)
55
#define MRSHPC_CDCR (PA_MRSHPC + 28)
56
#define MRSHPC_PCIC_INFO (PA_MRSHPC + 30)
58
#define BCR_ILCRA (PA_BCR + 0)
59
#define BCR_ILCRB (PA_BCR + 2)
60
#define BCR_ILCRC (PA_BCR + 4)
61
#define BCR_ILCRD (PA_BCR + 6)
62
#define BCR_ILCRE (PA_BCR + 8)
63
#define BCR_ILCRF (PA_BCR + 10)
64
#define BCR_ILCRG (PA_BCR + 12)
68
void init_7751se_IRQ(void);
70
#define __IO_PREFIX sh7751se
71
#include <asm/io_generic.h>
73
#endif /* __ASM_SH_HITACHI_7751SE_H */