2
* linux/drivers/video/omap2/dss/dss_features.c
4
* Copyright (C) 2010 Texas Instruments
5
* Author: Archit Taneja <archit@ti.com>
7
* This program is free software; you can redistribute it and/or modify it
8
* under the terms of the GNU General Public License version 2 as published by
9
* the Free Software Foundation.
11
* This program is distributed in the hope that it will be useful, but WITHOUT
12
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
16
* You should have received a copy of the GNU General Public License along with
17
* this program. If not, see <http://www.gnu.org/licenses/>.
20
#include <linux/kernel.h>
21
#include <linux/types.h>
22
#include <linux/err.h>
23
#include <linux/slab.h>
25
#include <video/omapdss.h>
29
#include "dss_features.h"
31
/* Defines a generic omap register field */
32
struct dss_reg_field {
36
struct dss_param_range {
40
struct omap_dss_features {
41
const struct dss_reg_field *reg_fields;
42
const int num_reg_fields;
44
const u32 has_feature;
48
const enum omap_display_type *supported_displays;
49
const enum omap_color_mode *supported_color_modes;
50
const enum omap_overlay_caps *overlay_caps;
51
const char * const *clksrc_names;
52
const struct dss_param_range *dss_params;
54
const u32 buffer_size_unit;
55
const u32 burst_size_unit;
58
/* This struct is assigned to one of the below during initialization */
59
static const struct omap_dss_features *omap_current_dss_features;
61
static const struct dss_reg_field omap2_dss_reg_fields[] = {
62
[FEAT_REG_FIRHINC] = { 11, 0 },
63
[FEAT_REG_FIRVINC] = { 27, 16 },
64
[FEAT_REG_FIFOLOWTHRESHOLD] = { 8, 0 },
65
[FEAT_REG_FIFOHIGHTHRESHOLD] = { 24, 16 },
66
[FEAT_REG_FIFOSIZE] = { 8, 0 },
67
[FEAT_REG_HORIZONTALACCU] = { 9, 0 },
68
[FEAT_REG_VERTICALACCU] = { 25, 16 },
69
[FEAT_REG_DISPC_CLK_SWITCH] = { 0, 0 },
70
[FEAT_REG_DSIPLL_REGN] = { 0, 0 },
71
[FEAT_REG_DSIPLL_REGM] = { 0, 0 },
72
[FEAT_REG_DSIPLL_REGM_DISPC] = { 0, 0 },
73
[FEAT_REG_DSIPLL_REGM_DSI] = { 0, 0 },
76
static const struct dss_reg_field omap3_dss_reg_fields[] = {
77
[FEAT_REG_FIRHINC] = { 12, 0 },
78
[FEAT_REG_FIRVINC] = { 28, 16 },
79
[FEAT_REG_FIFOLOWTHRESHOLD] = { 11, 0 },
80
[FEAT_REG_FIFOHIGHTHRESHOLD] = { 27, 16 },
81
[FEAT_REG_FIFOSIZE] = { 10, 0 },
82
[FEAT_REG_HORIZONTALACCU] = { 9, 0 },
83
[FEAT_REG_VERTICALACCU] = { 25, 16 },
84
[FEAT_REG_DISPC_CLK_SWITCH] = { 0, 0 },
85
[FEAT_REG_DSIPLL_REGN] = { 7, 1 },
86
[FEAT_REG_DSIPLL_REGM] = { 18, 8 },
87
[FEAT_REG_DSIPLL_REGM_DISPC] = { 22, 19 },
88
[FEAT_REG_DSIPLL_REGM_DSI] = { 26, 23 },
91
static const struct dss_reg_field omap4_dss_reg_fields[] = {
92
[FEAT_REG_FIRHINC] = { 12, 0 },
93
[FEAT_REG_FIRVINC] = { 28, 16 },
94
[FEAT_REG_FIFOLOWTHRESHOLD] = { 15, 0 },
95
[FEAT_REG_FIFOHIGHTHRESHOLD] = { 31, 16 },
96
[FEAT_REG_FIFOSIZE] = { 15, 0 },
97
[FEAT_REG_HORIZONTALACCU] = { 10, 0 },
98
[FEAT_REG_VERTICALACCU] = { 26, 16 },
99
[FEAT_REG_DISPC_CLK_SWITCH] = { 9, 8 },
100
[FEAT_REG_DSIPLL_REGN] = { 8, 1 },
101
[FEAT_REG_DSIPLL_REGM] = { 20, 9 },
102
[FEAT_REG_DSIPLL_REGM_DISPC] = { 25, 21 },
103
[FEAT_REG_DSIPLL_REGM_DSI] = { 30, 26 },
106
static const enum omap_display_type omap2_dss_supported_displays[] = {
107
/* OMAP_DSS_CHANNEL_LCD */
108
OMAP_DISPLAY_TYPE_DPI | OMAP_DISPLAY_TYPE_DBI,
110
/* OMAP_DSS_CHANNEL_DIGIT */
111
OMAP_DISPLAY_TYPE_VENC,
114
static const enum omap_display_type omap3430_dss_supported_displays[] = {
115
/* OMAP_DSS_CHANNEL_LCD */
116
OMAP_DISPLAY_TYPE_DPI | OMAP_DISPLAY_TYPE_DBI |
117
OMAP_DISPLAY_TYPE_SDI | OMAP_DISPLAY_TYPE_DSI,
119
/* OMAP_DSS_CHANNEL_DIGIT */
120
OMAP_DISPLAY_TYPE_VENC,
123
static const enum omap_display_type omap3630_dss_supported_displays[] = {
124
/* OMAP_DSS_CHANNEL_LCD */
125
OMAP_DISPLAY_TYPE_DPI | OMAP_DISPLAY_TYPE_DBI |
126
OMAP_DISPLAY_TYPE_DSI,
128
/* OMAP_DSS_CHANNEL_DIGIT */
129
OMAP_DISPLAY_TYPE_VENC,
132
static const enum omap_display_type omap4_dss_supported_displays[] = {
133
/* OMAP_DSS_CHANNEL_LCD */
134
OMAP_DISPLAY_TYPE_DBI | OMAP_DISPLAY_TYPE_DSI,
136
/* OMAP_DSS_CHANNEL_DIGIT */
137
OMAP_DISPLAY_TYPE_VENC | OMAP_DISPLAY_TYPE_HDMI,
139
/* OMAP_DSS_CHANNEL_LCD2 */
140
OMAP_DISPLAY_TYPE_DPI | OMAP_DISPLAY_TYPE_DBI |
141
OMAP_DISPLAY_TYPE_DSI,
144
static const enum omap_color_mode omap2_dss_supported_color_modes[] = {
146
OMAP_DSS_COLOR_CLUT1 | OMAP_DSS_COLOR_CLUT2 |
147
OMAP_DSS_COLOR_CLUT4 | OMAP_DSS_COLOR_CLUT8 |
148
OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_RGB16 |
149
OMAP_DSS_COLOR_RGB24U | OMAP_DSS_COLOR_RGB24P,
151
/* OMAP_DSS_VIDEO1 */
152
OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
153
OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_YUV2 |
156
/* OMAP_DSS_VIDEO2 */
157
OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
158
OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_YUV2 |
162
static const enum omap_color_mode omap3_dss_supported_color_modes[] = {
164
OMAP_DSS_COLOR_CLUT1 | OMAP_DSS_COLOR_CLUT2 |
165
OMAP_DSS_COLOR_CLUT4 | OMAP_DSS_COLOR_CLUT8 |
166
OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_ARGB16 |
167
OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
168
OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_ARGB32 |
169
OMAP_DSS_COLOR_RGBA32 | OMAP_DSS_COLOR_RGBX32,
171
/* OMAP_DSS_VIDEO1 */
172
OMAP_DSS_COLOR_RGB24U | OMAP_DSS_COLOR_RGB24P |
173
OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_RGB16 |
174
OMAP_DSS_COLOR_YUV2 | OMAP_DSS_COLOR_UYVY,
176
/* OMAP_DSS_VIDEO2 */
177
OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_ARGB16 |
178
OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
179
OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_YUV2 |
180
OMAP_DSS_COLOR_UYVY | OMAP_DSS_COLOR_ARGB32 |
181
OMAP_DSS_COLOR_RGBA32 | OMAP_DSS_COLOR_RGBX32,
184
static const enum omap_color_mode omap4_dss_supported_color_modes[] = {
186
OMAP_DSS_COLOR_CLUT1 | OMAP_DSS_COLOR_CLUT2 |
187
OMAP_DSS_COLOR_CLUT4 | OMAP_DSS_COLOR_CLUT8 |
188
OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_ARGB16 |
189
OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
190
OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_ARGB32 |
191
OMAP_DSS_COLOR_RGBA32 | OMAP_DSS_COLOR_RGBX32 |
192
OMAP_DSS_COLOR_ARGB16_1555,
194
/* OMAP_DSS_VIDEO1 */
195
OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB12U |
196
OMAP_DSS_COLOR_YUV2 | OMAP_DSS_COLOR_ARGB16_1555 |
197
OMAP_DSS_COLOR_RGBA32 | OMAP_DSS_COLOR_NV12 |
198
OMAP_DSS_COLOR_RGBA16 | OMAP_DSS_COLOR_RGB24U |
199
OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_UYVY |
200
OMAP_DSS_COLOR_ARGB16 | OMAP_DSS_COLOR_XRGB16_1555 |
201
OMAP_DSS_COLOR_ARGB32 | OMAP_DSS_COLOR_RGBX16 |
202
OMAP_DSS_COLOR_RGBX32,
204
/* OMAP_DSS_VIDEO2 */
205
OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB12U |
206
OMAP_DSS_COLOR_YUV2 | OMAP_DSS_COLOR_ARGB16_1555 |
207
OMAP_DSS_COLOR_RGBA32 | OMAP_DSS_COLOR_NV12 |
208
OMAP_DSS_COLOR_RGBA16 | OMAP_DSS_COLOR_RGB24U |
209
OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_UYVY |
210
OMAP_DSS_COLOR_ARGB16 | OMAP_DSS_COLOR_XRGB16_1555 |
211
OMAP_DSS_COLOR_ARGB32 | OMAP_DSS_COLOR_RGBX16 |
212
OMAP_DSS_COLOR_RGBX32,
214
/* OMAP_DSS_VIDEO3 */
215
OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB12U |
216
OMAP_DSS_COLOR_YUV2 | OMAP_DSS_COLOR_ARGB16_1555 |
217
OMAP_DSS_COLOR_RGBA32 | OMAP_DSS_COLOR_NV12 |
218
OMAP_DSS_COLOR_RGBA16 | OMAP_DSS_COLOR_RGB24U |
219
OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_UYVY |
220
OMAP_DSS_COLOR_ARGB16 | OMAP_DSS_COLOR_XRGB16_1555 |
221
OMAP_DSS_COLOR_ARGB32 | OMAP_DSS_COLOR_RGBX16 |
222
OMAP_DSS_COLOR_RGBX32,
225
static const enum omap_overlay_caps omap2_dss_overlay_caps[] = {
229
/* OMAP_DSS_VIDEO1 */
230
OMAP_DSS_OVL_CAP_SCALE,
232
/* OMAP_DSS_VIDEO2 */
233
OMAP_DSS_OVL_CAP_SCALE,
236
static const enum omap_overlay_caps omap3430_dss_overlay_caps[] = {
238
OMAP_DSS_OVL_CAP_GLOBAL_ALPHA,
240
/* OMAP_DSS_VIDEO1 */
241
OMAP_DSS_OVL_CAP_SCALE,
243
/* OMAP_DSS_VIDEO2 */
244
OMAP_DSS_OVL_CAP_SCALE | OMAP_DSS_OVL_CAP_GLOBAL_ALPHA,
247
static const enum omap_overlay_caps omap3630_dss_overlay_caps[] = {
249
OMAP_DSS_OVL_CAP_GLOBAL_ALPHA | OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA,
251
/* OMAP_DSS_VIDEO1 */
252
OMAP_DSS_OVL_CAP_SCALE,
254
/* OMAP_DSS_VIDEO2 */
255
OMAP_DSS_OVL_CAP_SCALE | OMAP_DSS_OVL_CAP_GLOBAL_ALPHA |
256
OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA,
259
static const enum omap_overlay_caps omap4_dss_overlay_caps[] = {
261
OMAP_DSS_OVL_CAP_GLOBAL_ALPHA | OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA |
262
OMAP_DSS_OVL_CAP_ZORDER,
264
/* OMAP_DSS_VIDEO1 */
265
OMAP_DSS_OVL_CAP_SCALE | OMAP_DSS_OVL_CAP_GLOBAL_ALPHA |
266
OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA | OMAP_DSS_OVL_CAP_ZORDER,
268
/* OMAP_DSS_VIDEO2 */
269
OMAP_DSS_OVL_CAP_SCALE | OMAP_DSS_OVL_CAP_GLOBAL_ALPHA |
270
OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA | OMAP_DSS_OVL_CAP_ZORDER,
272
/* OMAP_DSS_VIDEO3 */
273
OMAP_DSS_OVL_CAP_SCALE | OMAP_DSS_OVL_CAP_GLOBAL_ALPHA |
274
OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA | OMAP_DSS_OVL_CAP_ZORDER,
277
static const char * const omap2_dss_clk_source_names[] = {
278
[OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC] = "N/A",
279
[OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI] = "N/A",
280
[OMAP_DSS_CLK_SRC_FCK] = "DSS_FCLK1",
283
static const char * const omap3_dss_clk_source_names[] = {
284
[OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC] = "DSI1_PLL_FCLK",
285
[OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI] = "DSI2_PLL_FCLK",
286
[OMAP_DSS_CLK_SRC_FCK] = "DSS1_ALWON_FCLK",
289
static const char * const omap4_dss_clk_source_names[] = {
290
[OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC] = "PLL1_CLK1",
291
[OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI] = "PLL1_CLK2",
292
[OMAP_DSS_CLK_SRC_FCK] = "DSS_FCLK",
293
[OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC] = "PLL2_CLK1",
294
[OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI] = "PLL2_CLK2",
297
static const struct dss_param_range omap2_dss_param_range[] = {
298
[FEAT_PARAM_DSS_FCK] = { 0, 173000000 },
299
[FEAT_PARAM_DSS_PCD] = { 2, 255 },
300
[FEAT_PARAM_DSIPLL_REGN] = { 0, 0 },
301
[FEAT_PARAM_DSIPLL_REGM] = { 0, 0 },
302
[FEAT_PARAM_DSIPLL_REGM_DISPC] = { 0, 0 },
303
[FEAT_PARAM_DSIPLL_REGM_DSI] = { 0, 0 },
304
[FEAT_PARAM_DSIPLL_FINT] = { 0, 0 },
305
[FEAT_PARAM_DSIPLL_LPDIV] = { 0, 0 },
306
[FEAT_PARAM_DOWNSCALE] = { 1, 2 },
309
static const struct dss_param_range omap3_dss_param_range[] = {
310
[FEAT_PARAM_DSS_FCK] = { 0, 173000000 },
311
[FEAT_PARAM_DSS_PCD] = { 1, 255 },
312
[FEAT_PARAM_DSIPLL_REGN] = { 0, (1 << 7) - 1 },
313
[FEAT_PARAM_DSIPLL_REGM] = { 0, (1 << 11) - 1 },
314
[FEAT_PARAM_DSIPLL_REGM_DISPC] = { 0, (1 << 4) - 1 },
315
[FEAT_PARAM_DSIPLL_REGM_DSI] = { 0, (1 << 4) - 1 },
316
[FEAT_PARAM_DSIPLL_FINT] = { 750000, 2100000 },
317
[FEAT_PARAM_DSIPLL_LPDIV] = { 1, (1 << 13) - 1},
318
[FEAT_PARAM_DOWNSCALE] = { 1, 4 },
321
static const struct dss_param_range omap4_dss_param_range[] = {
322
[FEAT_PARAM_DSS_FCK] = { 0, 186000000 },
323
[FEAT_PARAM_DSS_PCD] = { 1, 255 },
324
[FEAT_PARAM_DSIPLL_REGN] = { 0, (1 << 8) - 1 },
325
[FEAT_PARAM_DSIPLL_REGM] = { 0, (1 << 12) - 1 },
326
[FEAT_PARAM_DSIPLL_REGM_DISPC] = { 0, (1 << 5) - 1 },
327
[FEAT_PARAM_DSIPLL_REGM_DSI] = { 0, (1 << 5) - 1 },
328
[FEAT_PARAM_DSIPLL_FINT] = { 500000, 2500000 },
329
[FEAT_PARAM_DSIPLL_LPDIV] = { 0, (1 << 13) - 1 },
330
[FEAT_PARAM_DOWNSCALE] = { 1, 4 },
333
/* OMAP2 DSS Features */
334
static const struct omap_dss_features omap2_dss_features = {
335
.reg_fields = omap2_dss_reg_fields,
336
.num_reg_fields = ARRAY_SIZE(omap2_dss_reg_fields),
339
FEAT_LCDENABLEPOL | FEAT_LCDENABLESIGNAL |
340
FEAT_PCKFREEENABLE | FEAT_FUNCGATED |
341
FEAT_ROWREPEATENABLE | FEAT_RESIZECONF,
345
.supported_displays = omap2_dss_supported_displays,
346
.supported_color_modes = omap2_dss_supported_color_modes,
347
.overlay_caps = omap2_dss_overlay_caps,
348
.clksrc_names = omap2_dss_clk_source_names,
349
.dss_params = omap2_dss_param_range,
350
.buffer_size_unit = 1,
351
.burst_size_unit = 8,
354
/* OMAP3 DSS Features */
355
static const struct omap_dss_features omap3430_dss_features = {
356
.reg_fields = omap3_dss_reg_fields,
357
.num_reg_fields = ARRAY_SIZE(omap3_dss_reg_fields),
361
FEAT_LCDENABLESIGNAL | FEAT_PCKFREEENABLE |
362
FEAT_FUNCGATED | FEAT_ROWREPEATENABLE |
363
FEAT_LINEBUFFERSPLIT | FEAT_RESIZECONF |
364
FEAT_DSI_PLL_FREQSEL | FEAT_DSI_REVERSE_TXCLKESC |
365
FEAT_VENC_REQUIRES_TV_DAC_CLK | FEAT_CPR | FEAT_PRELOAD |
366
FEAT_FIR_COEF_V | FEAT_ALPHA_FIXED_ZORDER,
370
.supported_displays = omap3430_dss_supported_displays,
371
.supported_color_modes = omap3_dss_supported_color_modes,
372
.overlay_caps = omap3430_dss_overlay_caps,
373
.clksrc_names = omap3_dss_clk_source_names,
374
.dss_params = omap3_dss_param_range,
375
.buffer_size_unit = 1,
376
.burst_size_unit = 8,
379
static const struct omap_dss_features omap3630_dss_features = {
380
.reg_fields = omap3_dss_reg_fields,
381
.num_reg_fields = ARRAY_SIZE(omap3_dss_reg_fields),
385
FEAT_LCDENABLESIGNAL | FEAT_PCKFREEENABLE |
387
FEAT_ROWREPEATENABLE | FEAT_LINEBUFFERSPLIT |
388
FEAT_RESIZECONF | FEAT_DSI_PLL_PWR_BUG |
389
FEAT_DSI_PLL_FREQSEL | FEAT_CPR | FEAT_PRELOAD |
390
FEAT_FIR_COEF_V | FEAT_ALPHA_FIXED_ZORDER,
394
.supported_displays = omap3630_dss_supported_displays,
395
.supported_color_modes = omap3_dss_supported_color_modes,
396
.overlay_caps = omap3630_dss_overlay_caps,
397
.clksrc_names = omap3_dss_clk_source_names,
398
.dss_params = omap3_dss_param_range,
399
.buffer_size_unit = 1,
400
.burst_size_unit = 8,
403
/* OMAP4 DSS Features */
404
/* For OMAP4430 ES 1.0 revision */
405
static const struct omap_dss_features omap4430_es1_0_dss_features = {
406
.reg_fields = omap4_dss_reg_fields,
407
.num_reg_fields = ARRAY_SIZE(omap4_dss_reg_fields),
411
FEAT_CORE_CLK_DIV | FEAT_LCD_CLK_SRC |
412
FEAT_DSI_DCS_CMD_CONFIG_VC | FEAT_DSI_VC_OCP_WIDTH |
413
FEAT_DSI_GNQ | FEAT_HANDLE_UV_SEPARATE | FEAT_ATTR2 |
414
FEAT_CPR | FEAT_PRELOAD | FEAT_FIR_COEF_V |
415
FEAT_ALPHA_FREE_ZORDER,
419
.supported_displays = omap4_dss_supported_displays,
420
.supported_color_modes = omap4_dss_supported_color_modes,
421
.overlay_caps = omap4_dss_overlay_caps,
422
.clksrc_names = omap4_dss_clk_source_names,
423
.dss_params = omap4_dss_param_range,
424
.buffer_size_unit = 16,
425
.burst_size_unit = 16,
428
/* For all the other OMAP4 versions */
429
static const struct omap_dss_features omap4_dss_features = {
430
.reg_fields = omap4_dss_reg_fields,
431
.num_reg_fields = ARRAY_SIZE(omap4_dss_reg_fields),
435
FEAT_CORE_CLK_DIV | FEAT_LCD_CLK_SRC |
436
FEAT_DSI_DCS_CMD_CONFIG_VC | FEAT_DSI_VC_OCP_WIDTH |
437
FEAT_DSI_GNQ | FEAT_HDMI_CTS_SWMODE |
438
FEAT_HANDLE_UV_SEPARATE | FEAT_ATTR2 | FEAT_CPR |
439
FEAT_PRELOAD | FEAT_FIR_COEF_V | FEAT_ALPHA_FREE_ZORDER,
443
.supported_displays = omap4_dss_supported_displays,
444
.supported_color_modes = omap4_dss_supported_color_modes,
445
.overlay_caps = omap4_dss_overlay_caps,
446
.clksrc_names = omap4_dss_clk_source_names,
447
.dss_params = omap4_dss_param_range,
448
.buffer_size_unit = 16,
449
.burst_size_unit = 16,
452
#if defined(CONFIG_OMAP4_DSS_HDMI)
453
/* HDMI OMAP4 Functions*/
454
static const struct ti_hdmi_ip_ops omap4_hdmi_functions = {
456
.video_configure = ti_hdmi_4xxx_basic_configure,
457
.phy_enable = ti_hdmi_4xxx_phy_enable,
458
.phy_disable = ti_hdmi_4xxx_phy_disable,
459
.read_edid = ti_hdmi_4xxx_read_edid,
460
.detect = ti_hdmi_4xxx_detect,
461
.pll_enable = ti_hdmi_4xxx_pll_enable,
462
.pll_disable = ti_hdmi_4xxx_pll_disable,
463
.video_enable = ti_hdmi_4xxx_wp_video_start,
464
.dump_wrapper = ti_hdmi_4xxx_wp_dump,
465
.dump_core = ti_hdmi_4xxx_core_dump,
466
.dump_pll = ti_hdmi_4xxx_pll_dump,
467
.dump_phy = ti_hdmi_4xxx_phy_dump,
471
void dss_init_hdmi_ip_ops(struct hdmi_ip_data *ip_data)
473
if (cpu_is_omap44xx())
474
ip_data->ops = &omap4_hdmi_functions;
478
/* Functions returning values related to a DSS feature */
479
int dss_feat_get_num_mgrs(void)
481
return omap_current_dss_features->num_mgrs;
484
int dss_feat_get_num_ovls(void)
486
return omap_current_dss_features->num_ovls;
489
unsigned long dss_feat_get_param_min(enum dss_range_param param)
491
return omap_current_dss_features->dss_params[param].min;
494
unsigned long dss_feat_get_param_max(enum dss_range_param param)
496
return omap_current_dss_features->dss_params[param].max;
499
enum omap_display_type dss_feat_get_supported_displays(enum omap_channel channel)
501
return omap_current_dss_features->supported_displays[channel];
504
enum omap_color_mode dss_feat_get_supported_color_modes(enum omap_plane plane)
506
return omap_current_dss_features->supported_color_modes[plane];
509
enum omap_overlay_caps dss_feat_get_overlay_caps(enum omap_plane plane)
511
return omap_current_dss_features->overlay_caps[plane];
514
bool dss_feat_color_mode_supported(enum omap_plane plane,
515
enum omap_color_mode color_mode)
517
return omap_current_dss_features->supported_color_modes[plane] &
521
const char *dss_feat_get_clk_source_name(enum omap_dss_clk_source id)
523
return omap_current_dss_features->clksrc_names[id];
526
u32 dss_feat_get_buffer_size_unit(void)
528
return omap_current_dss_features->buffer_size_unit;
531
u32 dss_feat_get_burst_size_unit(void)
533
return omap_current_dss_features->burst_size_unit;
536
/* DSS has_feature check */
537
bool dss_has_feature(enum dss_feat_id id)
539
return omap_current_dss_features->has_feature & id;
542
void dss_feat_get_reg_field(enum dss_feat_reg_field id, u8 *start, u8 *end)
544
if (id >= omap_current_dss_features->num_reg_fields)
547
*start = omap_current_dss_features->reg_fields[id].start;
548
*end = omap_current_dss_features->reg_fields[id].end;
551
void dss_features_init(void)
553
if (cpu_is_omap24xx())
554
omap_current_dss_features = &omap2_dss_features;
555
else if (cpu_is_omap3630())
556
omap_current_dss_features = &omap3630_dss_features;
557
else if (cpu_is_omap34xx())
558
omap_current_dss_features = &omap3430_dss_features;
559
else if (omap_rev() == OMAP4430_REV_ES1_0)
560
omap_current_dss_features = &omap4430_es1_0_dss_features;
561
else if (cpu_is_omap44xx())
562
omap_current_dss_features = &omap4_dss_features;
564
DSSWARN("Unsupported OMAP version");