2
* uda1380.c - Philips UDA1380 ALSA SoC audio driver
4
* This program is free software; you can redistribute it and/or modify
5
* it under the terms of the GNU General Public License version 2 as
6
* published by the Free Software Foundation.
8
* Copyright (c) 2007-2009 Philipp Zabel <philipp.zabel@gmail.com>
10
* Modified by Richard Purdie <richard@openedhand.com> to fit into SoC
13
* Copyright (c) 2005 Giorgio Padrin <giorgio@mandarinlogiq.org>
14
* Copyright 2005 Openedhand Ltd.
17
#include <linux/module.h>
18
#include <linux/init.h>
19
#include <linux/types.h>
20
#include <linux/slab.h>
21
#include <linux/errno.h>
22
#include <linux/gpio.h>
23
#include <linux/delay.h>
24
#include <linux/i2c.h>
25
#include <linux/workqueue.h>
26
#include <sound/core.h>
27
#include <sound/control.h>
28
#include <sound/initval.h>
29
#include <sound/soc.h>
30
#include <sound/tlv.h>
31
#include <sound/uda1380.h>
35
/* codec private data */
37
struct snd_soc_codec *codec;
39
struct work_struct work;
44
* uda1380 register cache
46
static const u16 uda1380_reg[UDA1380_CACHEREGNUM] = {
47
0x0502, 0x0000, 0x0000, 0x3f3f,
48
0x0202, 0x0000, 0x0000, 0x0000,
49
0x0000, 0x0000, 0x0000, 0x0000,
50
0x0000, 0x0000, 0x0000, 0x0000,
51
0x0000, 0xff00, 0x0000, 0x4800,
52
0x0000, 0x0000, 0x0000, 0x0000,
53
0x0000, 0x0000, 0x0000, 0x0000,
54
0x0000, 0x0000, 0x0000, 0x0000,
55
0x0000, 0x8000, 0x0002, 0x0000,
58
static unsigned long uda1380_cache_dirty;
61
* read uda1380 register cache
63
static inline unsigned int uda1380_read_reg_cache(struct snd_soc_codec *codec,
66
u16 *cache = codec->reg_cache;
67
if (reg == UDA1380_RESET)
69
if (reg >= UDA1380_CACHEREGNUM)
75
* write uda1380 register cache
77
static inline void uda1380_write_reg_cache(struct snd_soc_codec *codec,
78
u16 reg, unsigned int value)
80
u16 *cache = codec->reg_cache;
82
if (reg >= UDA1380_CACHEREGNUM)
84
if ((reg >= 0x10) && (cache[reg] != value))
85
set_bit(reg - 0x10, &uda1380_cache_dirty);
90
* write to the UDA1380 register space
92
static int uda1380_write(struct snd_soc_codec *codec, unsigned int reg,
98
* data[0] is register offset
103
data[1] = (value & 0xff00) >> 8;
104
data[2] = value & 0x00ff;
106
uda1380_write_reg_cache(codec, reg, value);
108
/* the interpolator & decimator regs must only be written when the
109
* codec DAI is active.
111
if (!codec->active && (reg >= UDA1380_MVOL))
113
pr_debug("uda1380: hw write %x val %x\n", reg, value);
114
if (codec->hw_write(codec->control_data, data, 3) == 3) {
116
i2c_master_send(codec->control_data, data, 1);
117
i2c_master_recv(codec->control_data, data, 2);
118
val = (data[0]<<8) | data[1];
120
pr_debug("uda1380: READ BACK VAL %x\n",
121
(data[0]<<8) | data[1]);
125
clear_bit(reg - 0x10, &uda1380_cache_dirty);
131
static void uda1380_sync_cache(struct snd_soc_codec *codec)
135
u16 *cache = codec->reg_cache;
137
/* Sync reg_cache with the hardware */
138
for (reg = 0; reg < UDA1380_MVOL; reg++) {
140
data[1] = (cache[reg] & 0xff00) >> 8;
141
data[2] = cache[reg] & 0x00ff;
142
if (codec->hw_write(codec->control_data, data, 3) != 3)
143
dev_err(codec->dev, "%s: write to reg 0x%x failed\n",
148
static int uda1380_reset(struct snd_soc_codec *codec)
150
struct uda1380_platform_data *pdata = codec->dev->platform_data;
152
if (gpio_is_valid(pdata->gpio_reset)) {
153
gpio_set_value(pdata->gpio_reset, 1);
155
gpio_set_value(pdata->gpio_reset, 0);
159
data[0] = UDA1380_RESET;
163
if (codec->hw_write(codec->control_data, data, 3) != 3) {
164
dev_err(codec->dev, "%s: failed\n", __func__);
172
static void uda1380_flush_work(struct work_struct *work)
174
struct uda1380_priv *uda1380 = container_of(work, struct uda1380_priv, work);
175
struct snd_soc_codec *uda1380_codec = uda1380->codec;
178
for_each_set_bit(bit, &uda1380_cache_dirty, UDA1380_CACHEREGNUM - 0x10) {
180
pr_debug("uda1380: flush reg %x val %x:\n", reg,
181
uda1380_read_reg_cache(uda1380_codec, reg));
182
uda1380_write(uda1380_codec, reg,
183
uda1380_read_reg_cache(uda1380_codec, reg));
184
clear_bit(bit, &uda1380_cache_dirty);
189
/* declarations of ALSA reg_elem_REAL controls */
190
static const char *uda1380_deemp[] = {
197
static const char *uda1380_input_sel[] = {
203
static const char *uda1380_output_sel[] = {
207
static const char *uda1380_spf_mode[] = {
213
static const char *uda1380_capture_sel[] = {
217
static const char *uda1380_sel_ns[] = {
221
static const char *uda1380_mix_control[] = {
224
"before sound processing",
225
"after sound processing"
227
static const char *uda1380_sdet_setting[] = {
233
static const char *uda1380_os_setting[] = {
235
"double-speed (no mixing)",
236
"quad-speed (no mixing)"
239
static const struct soc_enum uda1380_deemp_enum[] = {
240
SOC_ENUM_SINGLE(UDA1380_DEEMP, 8, 5, uda1380_deemp),
241
SOC_ENUM_SINGLE(UDA1380_DEEMP, 0, 5, uda1380_deemp),
243
static const struct soc_enum uda1380_input_sel_enum =
244
SOC_ENUM_SINGLE(UDA1380_ADC, 2, 4, uda1380_input_sel); /* SEL_MIC, SEL_LNA */
245
static const struct soc_enum uda1380_output_sel_enum =
246
SOC_ENUM_SINGLE(UDA1380_PM, 7, 2, uda1380_output_sel); /* R02_EN_AVC */
247
static const struct soc_enum uda1380_spf_enum =
248
SOC_ENUM_SINGLE(UDA1380_MODE, 14, 4, uda1380_spf_mode); /* M */
249
static const struct soc_enum uda1380_capture_sel_enum =
250
SOC_ENUM_SINGLE(UDA1380_IFACE, 6, 2, uda1380_capture_sel); /* SEL_SOURCE */
251
static const struct soc_enum uda1380_sel_ns_enum =
252
SOC_ENUM_SINGLE(UDA1380_MIXER, 14, 2, uda1380_sel_ns); /* SEL_NS */
253
static const struct soc_enum uda1380_mix_enum =
254
SOC_ENUM_SINGLE(UDA1380_MIXER, 12, 4, uda1380_mix_control); /* MIX, MIX_POS */
255
static const struct soc_enum uda1380_sdet_enum =
256
SOC_ENUM_SINGLE(UDA1380_MIXER, 4, 4, uda1380_sdet_setting); /* SD_VALUE */
257
static const struct soc_enum uda1380_os_enum =
258
SOC_ENUM_SINGLE(UDA1380_MIXER, 0, 3, uda1380_os_setting); /* OS */
261
* from -48 dB in 1.5 dB steps (mute instead of -49.5 dB)
263
static DECLARE_TLV_DB_SCALE(amix_tlv, -4950, 150, 1);
266
* from -78 dB in 1 dB steps (3 dB steps, really. LSB are ignored),
267
* from -66 dB in 0.5 dB steps (2 dB steps, really) and
268
* from -52 dB in 0.25 dB steps
270
static const unsigned int mvol_tlv[] = {
271
TLV_DB_RANGE_HEAD(3),
272
0, 15, TLV_DB_SCALE_ITEM(-8200, 100, 1),
273
16, 43, TLV_DB_SCALE_ITEM(-6600, 50, 0),
274
44, 252, TLV_DB_SCALE_ITEM(-5200, 25, 0),
278
* from -72 dB in 1.5 dB steps (6 dB steps really),
279
* from -66 dB in 0.75 dB steps (3 dB steps really),
280
* from -60 dB in 0.5 dB steps (2 dB steps really) and
281
* from -46 dB in 0.25 dB steps
283
static const unsigned int vc_tlv[] = {
284
TLV_DB_RANGE_HEAD(4),
285
0, 7, TLV_DB_SCALE_ITEM(-7800, 150, 1),
286
8, 15, TLV_DB_SCALE_ITEM(-6600, 75, 0),
287
16, 43, TLV_DB_SCALE_ITEM(-6000, 50, 0),
288
44, 228, TLV_DB_SCALE_ITEM(-4600, 25, 0),
291
/* from 0 to 6 dB in 2 dB steps if SPF mode != flat */
292
static DECLARE_TLV_DB_SCALE(tr_tlv, 0, 200, 0);
294
/* from 0 to 24 dB in 2 dB steps, if SPF mode == maximum, otherwise cuts
295
* off at 18 dB max) */
296
static DECLARE_TLV_DB_SCALE(bb_tlv, 0, 200, 0);
298
/* from -63 to 24 dB in 0.5 dB steps (-128...48) */
299
static DECLARE_TLV_DB_SCALE(dec_tlv, -6400, 50, 1);
301
/* from 0 to 24 dB in 3 dB steps */
302
static DECLARE_TLV_DB_SCALE(pga_tlv, 0, 300, 0);
304
/* from 0 to 30 dB in 2 dB steps */
305
static DECLARE_TLV_DB_SCALE(vga_tlv, 0, 200, 0);
307
static const struct snd_kcontrol_new uda1380_snd_controls[] = {
308
SOC_DOUBLE_TLV("Analog Mixer Volume", UDA1380_AMIX, 0, 8, 44, 1, amix_tlv), /* AVCR, AVCL */
309
SOC_DOUBLE_TLV("Master Playback Volume", UDA1380_MVOL, 0, 8, 252, 1, mvol_tlv), /* MVCL, MVCR */
310
SOC_SINGLE_TLV("ADC Playback Volume", UDA1380_MIXVOL, 8, 228, 1, vc_tlv), /* VC2 */
311
SOC_SINGLE_TLV("PCM Playback Volume", UDA1380_MIXVOL, 0, 228, 1, vc_tlv), /* VC1 */
312
SOC_ENUM("Sound Processing Filter", uda1380_spf_enum), /* M */
313
SOC_DOUBLE_TLV("Tone Control - Treble", UDA1380_MODE, 4, 12, 3, 0, tr_tlv), /* TRL, TRR */
314
SOC_DOUBLE_TLV("Tone Control - Bass", UDA1380_MODE, 0, 8, 15, 0, bb_tlv), /* BBL, BBR */
315
/**/ SOC_SINGLE("Master Playback Switch", UDA1380_DEEMP, 14, 1, 1), /* MTM */
316
SOC_SINGLE("ADC Playback Switch", UDA1380_DEEMP, 11, 1, 1), /* MT2 from decimation filter */
317
SOC_ENUM("ADC Playback De-emphasis", uda1380_deemp_enum[0]), /* DE2 */
318
SOC_SINGLE("PCM Playback Switch", UDA1380_DEEMP, 3, 1, 1), /* MT1, from digital data input */
319
SOC_ENUM("PCM Playback De-emphasis", uda1380_deemp_enum[1]), /* DE1 */
320
SOC_SINGLE("DAC Polarity inverting Switch", UDA1380_MIXER, 15, 1, 0), /* DA_POL_INV */
321
SOC_ENUM("Noise Shaper", uda1380_sel_ns_enum), /* SEL_NS */
322
SOC_ENUM("Digital Mixer Signal Control", uda1380_mix_enum), /* MIX_POS, MIX */
323
SOC_SINGLE("Silence Detector Switch", UDA1380_MIXER, 6, 1, 0), /* SDET_ON */
324
SOC_ENUM("Silence Detector Setting", uda1380_sdet_enum), /* SD_VALUE */
325
SOC_ENUM("Oversampling Input", uda1380_os_enum), /* OS */
326
SOC_DOUBLE_S8_TLV("ADC Capture Volume", UDA1380_DEC, -128, 48, dec_tlv), /* ML_DEC, MR_DEC */
327
/**/ SOC_SINGLE("ADC Capture Switch", UDA1380_PGA, 15, 1, 1), /* MT_ADC */
328
SOC_DOUBLE_TLV("Line Capture Volume", UDA1380_PGA, 0, 8, 8, 0, pga_tlv), /* PGA_GAINCTRLL, PGA_GAINCTRLR */
329
SOC_SINGLE("ADC Polarity inverting Switch", UDA1380_ADC, 12, 1, 0), /* ADCPOL_INV */
330
SOC_SINGLE_TLV("Mic Capture Volume", UDA1380_ADC, 8, 15, 0, vga_tlv), /* VGA_CTRL */
331
SOC_SINGLE("DC Filter Bypass Switch", UDA1380_ADC, 1, 1, 0), /* SKIP_DCFIL (before decimator) */
332
SOC_SINGLE("DC Filter Enable Switch", UDA1380_ADC, 0, 1, 0), /* EN_DCFIL (at output of decimator) */
333
SOC_SINGLE("AGC Timing", UDA1380_AGC, 8, 7, 0), /* TODO: enum, see table 62 */
334
SOC_SINGLE("AGC Target level", UDA1380_AGC, 2, 3, 1), /* AGC_LEVEL */
335
/* -5.5, -8, -11.5, -14 dBFS */
336
SOC_SINGLE("AGC Switch", UDA1380_AGC, 0, 1, 0),
340
static const struct snd_kcontrol_new uda1380_input_mux_control =
341
SOC_DAPM_ENUM("Route", uda1380_input_sel_enum);
344
static const struct snd_kcontrol_new uda1380_output_mux_control =
345
SOC_DAPM_ENUM("Route", uda1380_output_sel_enum);
348
static const struct snd_kcontrol_new uda1380_capture_mux_control =
349
SOC_DAPM_ENUM("Route", uda1380_capture_sel_enum);
352
static const struct snd_soc_dapm_widget uda1380_dapm_widgets[] = {
353
SND_SOC_DAPM_MUX("Input Mux", SND_SOC_NOPM, 0, 0,
354
&uda1380_input_mux_control),
355
SND_SOC_DAPM_MUX("Output Mux", SND_SOC_NOPM, 0, 0,
356
&uda1380_output_mux_control),
357
SND_SOC_DAPM_MUX("Capture Mux", SND_SOC_NOPM, 0, 0,
358
&uda1380_capture_mux_control),
359
SND_SOC_DAPM_PGA("Left PGA", UDA1380_PM, 3, 0, NULL, 0),
360
SND_SOC_DAPM_PGA("Right PGA", UDA1380_PM, 1, 0, NULL, 0),
361
SND_SOC_DAPM_PGA("Mic LNA", UDA1380_PM, 4, 0, NULL, 0),
362
SND_SOC_DAPM_ADC("Left ADC", "Left Capture", UDA1380_PM, 2, 0),
363
SND_SOC_DAPM_ADC("Right ADC", "Right Capture", UDA1380_PM, 0, 0),
364
SND_SOC_DAPM_INPUT("VINM"),
365
SND_SOC_DAPM_INPUT("VINL"),
366
SND_SOC_DAPM_INPUT("VINR"),
367
SND_SOC_DAPM_MIXER("Analog Mixer", UDA1380_PM, 6, 0, NULL, 0),
368
SND_SOC_DAPM_OUTPUT("VOUTLHP"),
369
SND_SOC_DAPM_OUTPUT("VOUTRHP"),
370
SND_SOC_DAPM_OUTPUT("VOUTL"),
371
SND_SOC_DAPM_OUTPUT("VOUTR"),
372
SND_SOC_DAPM_DAC("DAC", "Playback", UDA1380_PM, 10, 0),
373
SND_SOC_DAPM_PGA("HeadPhone Driver", UDA1380_PM, 13, 0, NULL, 0),
376
static const struct snd_soc_dapm_route audio_map[] = {
379
{"HeadPhone Driver", NULL, "Output Mux"},
380
{"VOUTR", NULL, "Output Mux"},
381
{"VOUTL", NULL, "Output Mux"},
383
{"Analog Mixer", NULL, "VINR"},
384
{"Analog Mixer", NULL, "VINL"},
385
{"Analog Mixer", NULL, "DAC"},
387
{"Output Mux", "DAC", "DAC"},
388
{"Output Mux", "Analog Mixer", "Analog Mixer"},
390
/* {"DAC", "Digital Mixer", "I2S" } */
392
/* headphone driver */
393
{"VOUTLHP", NULL, "HeadPhone Driver"},
394
{"VOUTRHP", NULL, "HeadPhone Driver"},
397
{"Left ADC", NULL, "Input Mux"},
398
{"Input Mux", "Mic", "Mic LNA"},
399
{"Input Mux", "Mic + Line R", "Mic LNA"},
400
{"Input Mux", "Line L", "Left PGA"},
401
{"Input Mux", "Line", "Left PGA"},
404
{"Right ADC", "Mic + Line R", "Right PGA"},
405
{"Right ADC", "Line", "Right PGA"},
408
{"Mic LNA", NULL, "VINM"},
409
{"Left PGA", NULL, "VINL"},
410
{"Right PGA", NULL, "VINR"},
413
static int uda1380_add_widgets(struct snd_soc_codec *codec)
415
struct snd_soc_dapm_context *dapm = &codec->dapm;
417
snd_soc_dapm_new_controls(dapm, uda1380_dapm_widgets,
418
ARRAY_SIZE(uda1380_dapm_widgets));
419
snd_soc_dapm_add_routes(dapm, audio_map, ARRAY_SIZE(audio_map));
424
static int uda1380_set_dai_fmt_both(struct snd_soc_dai *codec_dai,
427
struct snd_soc_codec *codec = codec_dai->codec;
430
/* set up DAI based upon fmt */
431
iface = uda1380_read_reg_cache(codec, UDA1380_IFACE);
432
iface &= ~(R01_SFORI_MASK | R01_SIM | R01_SFORO_MASK);
434
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
435
case SND_SOC_DAIFMT_I2S:
436
iface |= R01_SFORI_I2S | R01_SFORO_I2S;
438
case SND_SOC_DAIFMT_LSB:
439
iface |= R01_SFORI_LSB16 | R01_SFORO_LSB16;
441
case SND_SOC_DAIFMT_MSB:
442
iface |= R01_SFORI_MSB | R01_SFORO_MSB;
445
/* DATAI is slave only, so in single-link mode, this has to be slave */
446
if ((fmt & SND_SOC_DAIFMT_MASTER_MASK) != SND_SOC_DAIFMT_CBS_CFS)
449
uda1380_write(codec, UDA1380_IFACE, iface);
454
static int uda1380_set_dai_fmt_playback(struct snd_soc_dai *codec_dai,
457
struct snd_soc_codec *codec = codec_dai->codec;
460
/* set up DAI based upon fmt */
461
iface = uda1380_read_reg_cache(codec, UDA1380_IFACE);
462
iface &= ~R01_SFORI_MASK;
464
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
465
case SND_SOC_DAIFMT_I2S:
466
iface |= R01_SFORI_I2S;
468
case SND_SOC_DAIFMT_LSB:
469
iface |= R01_SFORI_LSB16;
471
case SND_SOC_DAIFMT_MSB:
472
iface |= R01_SFORI_MSB;
475
/* DATAI is slave only, so this has to be slave */
476
if ((fmt & SND_SOC_DAIFMT_MASTER_MASK) != SND_SOC_DAIFMT_CBS_CFS)
479
uda1380_write(codec, UDA1380_IFACE, iface);
484
static int uda1380_set_dai_fmt_capture(struct snd_soc_dai *codec_dai,
487
struct snd_soc_codec *codec = codec_dai->codec;
490
/* set up DAI based upon fmt */
491
iface = uda1380_read_reg_cache(codec, UDA1380_IFACE);
492
iface &= ~(R01_SIM | R01_SFORO_MASK);
494
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
495
case SND_SOC_DAIFMT_I2S:
496
iface |= R01_SFORO_I2S;
498
case SND_SOC_DAIFMT_LSB:
499
iface |= R01_SFORO_LSB16;
501
case SND_SOC_DAIFMT_MSB:
502
iface |= R01_SFORO_MSB;
505
if ((fmt & SND_SOC_DAIFMT_MASTER_MASK) == SND_SOC_DAIFMT_CBM_CFM)
508
uda1380_write(codec, UDA1380_IFACE, iface);
513
static int uda1380_trigger(struct snd_pcm_substream *substream, int cmd,
514
struct snd_soc_dai *dai)
516
struct snd_soc_pcm_runtime *rtd = substream->private_data;
517
struct snd_soc_codec *codec = rtd->codec;
518
struct uda1380_priv *uda1380 = snd_soc_codec_get_drvdata(codec);
519
int mixer = uda1380_read_reg_cache(codec, UDA1380_MIXER);
522
case SNDRV_PCM_TRIGGER_START:
523
case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
524
uda1380_write_reg_cache(codec, UDA1380_MIXER,
525
mixer & ~R14_SILENCE);
526
schedule_work(&uda1380->work);
528
case SNDRV_PCM_TRIGGER_STOP:
529
case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
530
uda1380_write_reg_cache(codec, UDA1380_MIXER,
531
mixer | R14_SILENCE);
532
schedule_work(&uda1380->work);
538
static int uda1380_pcm_hw_params(struct snd_pcm_substream *substream,
539
struct snd_pcm_hw_params *params,
540
struct snd_soc_dai *dai)
542
struct snd_soc_pcm_runtime *rtd = substream->private_data;
543
struct snd_soc_codec *codec = rtd->codec;
544
u16 clk = uda1380_read_reg_cache(codec, UDA1380_CLK);
546
/* set WSPLL power and divider if running from this clock */
547
if (clk & R00_DAC_CLK) {
548
int rate = params_rate(params);
549
u16 pm = uda1380_read_reg_cache(codec, UDA1380_PM);
550
clk &= ~0x3; /* clear SEL_LOOP_DIV */
555
case 12501 ... 25000:
558
case 25001 ... 50000:
561
case 50001 ... 100000:
565
uda1380_write(codec, UDA1380_PM, R02_PON_PLL | pm);
568
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
569
clk |= R00_EN_DAC | R00_EN_INT;
571
clk |= R00_EN_ADC | R00_EN_DEC;
573
uda1380_write(codec, UDA1380_CLK, clk);
577
static void uda1380_pcm_shutdown(struct snd_pcm_substream *substream,
578
struct snd_soc_dai *dai)
580
struct snd_soc_pcm_runtime *rtd = substream->private_data;
581
struct snd_soc_codec *codec = rtd->codec;
582
u16 clk = uda1380_read_reg_cache(codec, UDA1380_CLK);
584
/* shut down WSPLL power if running from this clock */
585
if (clk & R00_DAC_CLK) {
586
u16 pm = uda1380_read_reg_cache(codec, UDA1380_PM);
587
uda1380_write(codec, UDA1380_PM, ~R02_PON_PLL & pm);
590
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
591
clk &= ~(R00_EN_DAC | R00_EN_INT);
593
clk &= ~(R00_EN_ADC | R00_EN_DEC);
595
uda1380_write(codec, UDA1380_CLK, clk);
598
static int uda1380_set_bias_level(struct snd_soc_codec *codec,
599
enum snd_soc_bias_level level)
601
int pm = uda1380_read_reg_cache(codec, UDA1380_PM);
603
struct uda1380_platform_data *pdata = codec->dev->platform_data;
605
if (codec->dapm.bias_level == level)
609
case SND_SOC_BIAS_ON:
610
case SND_SOC_BIAS_PREPARE:
612
uda1380_write(codec, UDA1380_PM, R02_PON_BIAS | pm);
614
case SND_SOC_BIAS_STANDBY:
615
if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
616
if (gpio_is_valid(pdata->gpio_power)) {
617
gpio_set_value(pdata->gpio_power, 1);
619
uda1380_reset(codec);
622
uda1380_sync_cache(codec);
624
uda1380_write(codec, UDA1380_PM, 0x0);
626
case SND_SOC_BIAS_OFF:
627
if (!gpio_is_valid(pdata->gpio_power))
630
gpio_set_value(pdata->gpio_power, 0);
632
/* Mark mixer regs cache dirty to sync them with
633
* codec regs on power on.
635
for (reg = UDA1380_MVOL; reg < UDA1380_CACHEREGNUM; reg++)
636
set_bit(reg - 0x10, &uda1380_cache_dirty);
638
codec->dapm.bias_level = level;
642
#define UDA1380_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 |\
643
SNDRV_PCM_RATE_16000 | SNDRV_PCM_RATE_22050 |\
644
SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000)
646
static struct snd_soc_dai_ops uda1380_dai_ops = {
647
.hw_params = uda1380_pcm_hw_params,
648
.shutdown = uda1380_pcm_shutdown,
649
.trigger = uda1380_trigger,
650
.set_fmt = uda1380_set_dai_fmt_both,
653
static struct snd_soc_dai_ops uda1380_dai_ops_playback = {
654
.hw_params = uda1380_pcm_hw_params,
655
.shutdown = uda1380_pcm_shutdown,
656
.trigger = uda1380_trigger,
657
.set_fmt = uda1380_set_dai_fmt_playback,
660
static struct snd_soc_dai_ops uda1380_dai_ops_capture = {
661
.hw_params = uda1380_pcm_hw_params,
662
.shutdown = uda1380_pcm_shutdown,
663
.trigger = uda1380_trigger,
664
.set_fmt = uda1380_set_dai_fmt_capture,
667
static struct snd_soc_dai_driver uda1380_dai[] = {
669
.name = "uda1380-hifi",
671
.stream_name = "Playback",
674
.rates = UDA1380_RATES,
675
.formats = SNDRV_PCM_FMTBIT_S16_LE,},
677
.stream_name = "Capture",
680
.rates = UDA1380_RATES,
681
.formats = SNDRV_PCM_FMTBIT_S16_LE,},
682
.ops = &uda1380_dai_ops,
684
{ /* playback only - dual interface */
685
.name = "uda1380-hifi-playback",
687
.stream_name = "Playback",
690
.rates = UDA1380_RATES,
691
.formats = SNDRV_PCM_FMTBIT_S16_LE,
693
.ops = &uda1380_dai_ops_playback,
695
{ /* capture only - dual interface*/
696
.name = "uda1380-hifi-capture",
698
.stream_name = "Capture",
701
.rates = UDA1380_RATES,
702
.formats = SNDRV_PCM_FMTBIT_S16_LE,
704
.ops = &uda1380_dai_ops_capture,
708
static int uda1380_suspend(struct snd_soc_codec *codec, pm_message_t state)
710
uda1380_set_bias_level(codec, SND_SOC_BIAS_OFF);
714
static int uda1380_resume(struct snd_soc_codec *codec)
716
uda1380_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
720
static int uda1380_probe(struct snd_soc_codec *codec)
722
struct uda1380_platform_data *pdata =codec->dev->platform_data;
723
struct uda1380_priv *uda1380 = snd_soc_codec_get_drvdata(codec);
726
uda1380->codec = codec;
728
codec->hw_write = (hw_write_t)i2c_master_send;
729
codec->control_data = uda1380->control_data;
734
if (gpio_is_valid(pdata->gpio_reset)) {
735
ret = gpio_request(pdata->gpio_reset, "uda1380 reset");
738
ret = gpio_direction_output(pdata->gpio_reset, 0);
740
goto err_gpio_reset_conf;
743
if (gpio_is_valid(pdata->gpio_power)) {
744
ret = gpio_request(pdata->gpio_power, "uda1380 power");
747
ret = gpio_direction_output(pdata->gpio_power, 0);
749
goto err_gpio_power_conf;
751
ret = uda1380_reset(codec);
753
dev_err(codec->dev, "Failed to issue reset\n");
758
INIT_WORK(&uda1380->work, uda1380_flush_work);
760
/* power on device */
761
uda1380_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
762
/* set clock input */
763
switch (pdata->dac_clk) {
764
case UDA1380_DAC_CLK_SYSCLK:
765
uda1380_write_reg_cache(codec, UDA1380_CLK, 0);
767
case UDA1380_DAC_CLK_WSPLL:
768
uda1380_write_reg_cache(codec, UDA1380_CLK,
773
snd_soc_add_controls(codec, uda1380_snd_controls,
774
ARRAY_SIZE(uda1380_snd_controls));
775
uda1380_add_widgets(codec);
781
if (gpio_is_valid(pdata->gpio_power))
782
gpio_free(pdata->gpio_power);
786
if (gpio_is_valid(pdata->gpio_reset))
787
gpio_free(pdata->gpio_reset);
792
/* power down chip */
793
static int uda1380_remove(struct snd_soc_codec *codec)
795
struct uda1380_platform_data *pdata =codec->dev->platform_data;
797
uda1380_set_bias_level(codec, SND_SOC_BIAS_OFF);
799
gpio_free(pdata->gpio_reset);
800
gpio_free(pdata->gpio_power);
805
static struct snd_soc_codec_driver soc_codec_dev_uda1380 = {
806
.probe = uda1380_probe,
807
.remove = uda1380_remove,
808
.suspend = uda1380_suspend,
809
.resume = uda1380_resume,
810
.read = uda1380_read_reg_cache,
811
.write = uda1380_write,
812
.set_bias_level = uda1380_set_bias_level,
813
.reg_cache_size = ARRAY_SIZE(uda1380_reg),
814
.reg_word_size = sizeof(u16),
815
.reg_cache_default = uda1380_reg,
819
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
820
static __devinit int uda1380_i2c_probe(struct i2c_client *i2c,
821
const struct i2c_device_id *id)
823
struct uda1380_priv *uda1380;
826
uda1380 = kzalloc(sizeof(struct uda1380_priv), GFP_KERNEL);
830
i2c_set_clientdata(i2c, uda1380);
831
uda1380->control_data = i2c;
833
ret = snd_soc_register_codec(&i2c->dev,
834
&soc_codec_dev_uda1380, uda1380_dai, ARRAY_SIZE(uda1380_dai));
840
static int __devexit uda1380_i2c_remove(struct i2c_client *i2c)
842
snd_soc_unregister_codec(&i2c->dev);
843
kfree(i2c_get_clientdata(i2c));
847
static const struct i2c_device_id uda1380_i2c_id[] = {
851
MODULE_DEVICE_TABLE(i2c, uda1380_i2c_id);
853
static struct i2c_driver uda1380_i2c_driver = {
855
.name = "uda1380-codec",
856
.owner = THIS_MODULE,
858
.probe = uda1380_i2c_probe,
859
.remove = __devexit_p(uda1380_i2c_remove),
860
.id_table = uda1380_i2c_id,
864
static int __init uda1380_modinit(void)
867
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
868
ret = i2c_add_driver(&uda1380_i2c_driver);
870
pr_err("Failed to register UDA1380 I2C driver: %d\n", ret);
874
module_init(uda1380_modinit);
876
static void __exit uda1380_exit(void)
878
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
879
i2c_del_driver(&uda1380_i2c_driver);
882
module_exit(uda1380_exit);
884
MODULE_AUTHOR("Giorgio Padrin");
885
MODULE_DESCRIPTION("Audio support for codec Philips UDA1380");
886
MODULE_LICENSE("GPL");