1
/* $Date: 2006/02/07 04:21:54 $ $RCSfile: tp.c,v $ $Revision: 1.73 $ */
5
#ifdef CONFIG_CHELSIO_T1_1G
13
/* Pause deadlock avoidance parameters */
15
#define DROP_PKTS_CNT 1
17
static void tp_init(adapter_t * ap, const struct tp_params *p,
25
val = F_TP_IN_CSPI_CPL | F_TP_IN_CSPI_CHECK_IP_CSUM |
26
F_TP_IN_CSPI_CHECK_TCP_CSUM | F_TP_IN_ESPI_ETHERNET;
28
val |= F_OFFLOAD_DISABLE;
30
val |= F_TP_IN_ESPI_CHECK_IP_CSUM | F_TP_IN_ESPI_CHECK_TCP_CSUM;
31
writel(val, ap->regs + A_TP_IN_CONFIG);
32
writel(F_TP_OUT_CSPI_CPL |
33
F_TP_OUT_ESPI_ETHERNET |
34
F_TP_OUT_ESPI_GENERATE_IP_CSUM |
35
F_TP_OUT_ESPI_GENERATE_TCP_CSUM, ap->regs + A_TP_OUT_CONFIG);
37
F_PATH_MTU /* IP DF bit */ |
38
V_5TUPLE_LOOKUP(p->use_5tuple_mode) |
39
V_SYN_COOKIE_PARAMETER(29), ap->regs + A_TP_GLOBAL_CONFIG);
41
* Enable pause frame deadlock prevention.
43
if (is_T2(ap) && ap->params.nports > 1) {
44
u32 drop_ticks = DROP_MSEC * (tp_clk / 1000);
46
writel(F_ENABLE_TX_DROP | F_ENABLE_TX_ERROR |
47
V_DROP_TICKS_CNT(drop_ticks) |
48
V_NUM_PKTS_DROPPED(DROP_PKTS_CNT),
49
ap->regs + A_TP_TX_DROP_CONFIG);
53
void t1_tp_destroy(struct petp *tp)
58
struct petp *__devinit t1_tp_create(adapter_t * adapter, struct tp_params *p)
60
struct petp *tp = kzalloc(sizeof(*tp), GFP_KERNEL);
65
tp->adapter = adapter;
70
void t1_tp_intr_enable(struct petp *tp)
72
u32 tp_intr = readl(tp->adapter->regs + A_PL_ENABLE);
74
#ifdef CONFIG_CHELSIO_T1_1G
75
if (!t1_is_asic(tp->adapter)) {
78
tp->adapter->regs + FPGA_TP_ADDR_INTERRUPT_ENABLE);
79
writel(tp_intr | FPGA_PCIX_INTERRUPT_TP,
80
tp->adapter->regs + A_PL_ENABLE);
84
/* We don't use any TP interrupts */
85
writel(0, tp->adapter->regs + A_TP_INT_ENABLE);
86
writel(tp_intr | F_PL_INTR_TP,
87
tp->adapter->regs + A_PL_ENABLE);
91
void t1_tp_intr_disable(struct petp *tp)
93
u32 tp_intr = readl(tp->adapter->regs + A_PL_ENABLE);
95
#ifdef CONFIG_CHELSIO_T1_1G
96
if (!t1_is_asic(tp->adapter)) {
98
writel(0, tp->adapter->regs + FPGA_TP_ADDR_INTERRUPT_ENABLE);
99
writel(tp_intr & ~FPGA_PCIX_INTERRUPT_TP,
100
tp->adapter->regs + A_PL_ENABLE);
104
writel(0, tp->adapter->regs + A_TP_INT_ENABLE);
105
writel(tp_intr & ~F_PL_INTR_TP,
106
tp->adapter->regs + A_PL_ENABLE);
110
void t1_tp_intr_clear(struct petp *tp)
112
#ifdef CONFIG_CHELSIO_T1_1G
113
if (!t1_is_asic(tp->adapter)) {
115
tp->adapter->regs + FPGA_TP_ADDR_INTERRUPT_CAUSE);
116
writel(FPGA_PCIX_INTERRUPT_TP, tp->adapter->regs + A_PL_CAUSE);
120
writel(0xffffffff, tp->adapter->regs + A_TP_INT_CAUSE);
121
writel(F_PL_INTR_TP, tp->adapter->regs + A_PL_CAUSE);
124
int t1_tp_intr_handler(struct petp *tp)
128
#ifdef CONFIG_CHELSIO_T1_1G
129
/* FPGA doesn't support TP interrupts. */
130
if (!t1_is_asic(tp->adapter))
134
cause = readl(tp->adapter->regs + A_TP_INT_CAUSE);
135
writel(cause, tp->adapter->regs + A_TP_INT_CAUSE);
139
static void set_csum_offload(struct petp *tp, u32 csum_bit, int enable)
141
u32 val = readl(tp->adapter->regs + A_TP_GLOBAL_CONFIG);
147
writel(val, tp->adapter->regs + A_TP_GLOBAL_CONFIG);
150
void t1_tp_set_ip_checksum_offload(struct petp *tp, int enable)
152
set_csum_offload(tp, F_IP_CSUM, enable);
155
void t1_tp_set_tcp_checksum_offload(struct petp *tp, int enable)
157
set_csum_offload(tp, F_TCP_CSUM, enable);
161
* Initialize TP state. tp_params contains initial settings for some TP
162
* parameters, particularly the one-time PM and CM settings.
164
int t1_tp_reset(struct petp *tp, struct tp_params *p, unsigned int tp_clk)
166
adapter_t *adapter = tp->adapter;
168
tp_init(adapter, p, tp_clk);
169
writel(F_TP_RESET, adapter->regs + A_TP_RESET);