2
* IDE tuning and bus mastering support for the CS5510/CS5520
5
* The CS5510/CS5520 are slightly unusual devices. Unlike the
6
* typical IDE controllers they do bus mastering with the drive in
7
* PIO mode and smarter silicon.
9
* The practical upshot of this is that we must always tune the
10
* drive for the right PIO mode. We must also ignore all the blacklists
11
* and the drive bus mastering DMA information. Also to confuse matters
12
* further we can do DMA on PIO only drives.
14
* DMA on the 5510 also requires we disable_hlt() during DMA on early
17
* *** This driver is strictly experimental ***
19
* (c) Copyright Red Hat Inc 2002
21
* This program is free software; you can redistribute it and/or modify it
22
* under the terms of the GNU General Public License as published by the
23
* Free Software Foundation; either version 2, or (at your option) any
26
* This program is distributed in the hope that it will be useful, but
27
* WITHOUT ANY WARRANTY; without even the implied warranty of
28
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
29
* General Public License for more details.
32
* Not publicly available.
34
#include <linux/kernel.h>
35
#include <linux/module.h>
36
#include <linux/pci.h>
37
#include <linux/init.h>
38
#include <linux/blkdev.h>
39
#include <linux/delay.h>
40
#include <scsi/scsi_host.h>
41
#include <linux/libata.h>
43
#define DRV_NAME "pata_cs5520"
44
#define DRV_VERSION "0.6.6"
53
static const struct pio_clocks cs5520_pio_clocks[]={
62
* cs5520_set_timings - program PIO timings
66
* Program the PIO mode timings for the controller according to the pio
70
static void cs5520_set_timings(struct ata_port *ap, struct ata_device *adev, int pio)
72
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
73
int slave = adev->devno;
77
/* Channel command timing */
78
pci_write_config_byte(pdev, 0x62 + ap->port_no,
79
(cs5520_pio_clocks[pio].recovery << 4) |
80
(cs5520_pio_clocks[pio].assert));
81
/* FIXME: should these use address ? */
82
/* Read command timing */
83
pci_write_config_byte(pdev, 0x64 + 4*ap->port_no + slave,
84
(cs5520_pio_clocks[pio].recovery << 4) |
85
(cs5520_pio_clocks[pio].assert));
86
/* Write command timing */
87
pci_write_config_byte(pdev, 0x66 + 4*ap->port_no + slave,
88
(cs5520_pio_clocks[pio].recovery << 4) |
89
(cs5520_pio_clocks[pio].assert));
93
* cs5520_set_piomode - program PIO timings
97
* Program the PIO mode timings for the controller according to the pio
101
static void cs5520_set_piomode(struct ata_port *ap, struct ata_device *adev)
103
cs5520_set_timings(ap, adev, adev->pio_mode);
106
static struct scsi_host_template cs5520_sht = {
107
ATA_BMDMA_SHT(DRV_NAME),
108
.sg_tablesize = LIBATA_DUMB_MAX_PRD,
111
static struct ata_port_operations cs5520_port_ops = {
112
.inherits = &ata_bmdma_port_ops,
113
.qc_prep = ata_bmdma_dumb_qc_prep,
114
.cable_detect = ata_cable_40wire,
115
.set_piomode = cs5520_set_piomode,
118
static int __devinit cs5520_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
120
static const unsigned int cmd_port[] = { 0x1F0, 0x170 };
121
static const unsigned int ctl_port[] = { 0x3F6, 0x376 };
122
struct ata_port_info pi = {
123
.flags = ATA_FLAG_SLAVE_POSS,
124
.pio_mask = ATA_PIO4,
125
.port_ops = &cs5520_port_ops,
127
const struct ata_port_info *ppi[2];
129
void __iomem *iomap[5];
130
struct ata_host *host;
131
struct ata_ioports *ioaddr;
134
rc = pcim_enable_device(pdev);
138
/* IDE port enable bits */
139
pci_read_config_byte(pdev, 0x60, &pcicfg);
141
/* Check if the ATA ports are enabled */
142
if ((pcicfg & 3) == 0)
145
ppi[0] = ppi[1] = &ata_dummy_port_info;
151
if ((pcicfg & 0x40) == 0) {
152
dev_warn(&pdev->dev, "DMA mode disabled. Enabling.\n");
153
pci_write_config_byte(pdev, 0x60, pcicfg | 0x40);
156
pi.mwdma_mask = id->driver_data;
158
host = ata_host_alloc_pinfo(&pdev->dev, ppi, 2);
162
/* Perform set up for DMA */
163
if (pci_enable_device_io(pdev)) {
164
printk(KERN_ERR DRV_NAME ": unable to configure BAR2.\n");
168
if (pci_set_dma_mask(pdev, DMA_BIT_MASK(32))) {
169
printk(KERN_ERR DRV_NAME ": unable to configure DMA mask.\n");
172
if (pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32))) {
173
printk(KERN_ERR DRV_NAME ": unable to configure consistent DMA mask.\n");
177
/* Map IO ports and initialize host accordingly */
178
iomap[0] = devm_ioport_map(&pdev->dev, cmd_port[0], 8);
179
iomap[1] = devm_ioport_map(&pdev->dev, ctl_port[0], 1);
180
iomap[2] = devm_ioport_map(&pdev->dev, cmd_port[1], 8);
181
iomap[3] = devm_ioport_map(&pdev->dev, ctl_port[1], 1);
182
iomap[4] = pcim_iomap(pdev, 2, 0);
184
if (!iomap[0] || !iomap[1] || !iomap[2] || !iomap[3] || !iomap[4])
187
ioaddr = &host->ports[0]->ioaddr;
188
ioaddr->cmd_addr = iomap[0];
189
ioaddr->ctl_addr = iomap[1];
190
ioaddr->altstatus_addr = iomap[1];
191
ioaddr->bmdma_addr = iomap[4];
192
ata_sff_std_ports(ioaddr);
194
ata_port_desc(host->ports[0],
195
"cmd 0x%x ctl 0x%x", cmd_port[0], ctl_port[0]);
196
ata_port_pbar_desc(host->ports[0], 4, 0, "bmdma");
198
ioaddr = &host->ports[1]->ioaddr;
199
ioaddr->cmd_addr = iomap[2];
200
ioaddr->ctl_addr = iomap[3];
201
ioaddr->altstatus_addr = iomap[3];
202
ioaddr->bmdma_addr = iomap[4] + 8;
203
ata_sff_std_ports(ioaddr);
205
ata_port_desc(host->ports[1],
206
"cmd 0x%x ctl 0x%x", cmd_port[1], ctl_port[1]);
207
ata_port_pbar_desc(host->ports[1], 4, 8, "bmdma");
209
/* activate the host */
210
pci_set_master(pdev);
211
rc = ata_host_start(host);
215
for (i = 0; i < 2; i++) {
216
static const int irq[] = { 14, 15 };
217
struct ata_port *ap = host->ports[i];
219
if (ata_port_is_dummy(ap))
222
rc = devm_request_irq(&pdev->dev, irq[ap->port_no],
223
ata_bmdma_interrupt, 0, DRV_NAME, host);
227
ata_port_desc(ap, "irq %d", irq[i]);
230
return ata_host_register(host, &cs5520_sht);
235
* cs5520_reinit_one - device resume
238
* Do any reconfiguration work needed by a resume from RAM. We need
239
* to restore DMA mode support on BIOSen which disabled it
242
static int cs5520_reinit_one(struct pci_dev *pdev)
244
struct ata_host *host = dev_get_drvdata(&pdev->dev);
248
rc = ata_pci_device_do_resume(pdev);
252
pci_read_config_byte(pdev, 0x60, &pcicfg);
253
if ((pcicfg & 0x40) == 0)
254
pci_write_config_byte(pdev, 0x60, pcicfg | 0x40);
256
ata_host_resume(host);
261
* cs5520_pci_device_suspend - device suspend
264
* We have to cut and waste bits from the standard method because
265
* the 5520 is a bit odd and not just a pure ATA device. As a result
266
* we must not disable it. The needed code is short and this avoids
267
* chip specific mess in the core code.
270
static int cs5520_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg)
272
struct ata_host *host = dev_get_drvdata(&pdev->dev);
275
rc = ata_host_suspend(host, mesg);
279
pci_save_state(pdev);
282
#endif /* CONFIG_PM */
284
/* For now keep DMA off. We can set it for all but A rev CS5510 once the
285
core ATA code can handle it */
287
static const struct pci_device_id pata_cs5520[] = {
288
{ PCI_VDEVICE(CYRIX, PCI_DEVICE_ID_CYRIX_5510), },
289
{ PCI_VDEVICE(CYRIX, PCI_DEVICE_ID_CYRIX_5520), },
294
static struct pci_driver cs5520_pci_driver = {
296
.id_table = pata_cs5520,
297
.probe = cs5520_init_one,
298
.remove = ata_pci_remove_one,
300
.suspend = cs5520_pci_device_suspend,
301
.resume = cs5520_reinit_one,
305
static int __init cs5520_init(void)
307
return pci_register_driver(&cs5520_pci_driver);
310
static void __exit cs5520_exit(void)
312
pci_unregister_driver(&cs5520_pci_driver);
315
MODULE_AUTHOR("Alan Cox");
316
MODULE_DESCRIPTION("low-level driver for Cyrix CS5510/5520");
317
MODULE_LICENSE("GPL");
318
MODULE_DEVICE_TABLE(pci, pata_cs5520);
319
MODULE_VERSION(DRV_VERSION);
321
module_init(cs5520_init);
322
module_exit(cs5520_exit);