1
#ifndef _ASM_IA64_PCI_H
2
#define _ASM_IA64_PCI_H
5
#include <linux/slab.h>
6
#include <linux/spinlock.h>
7
#include <linux/string.h>
8
#include <linux/types.h>
11
#include <asm/scatterlist.h>
12
#include <asm/hw_irq.h>
15
* Can be used to override the logic in pci_scan_bus for skipping already-configured bus
16
* numbers - to be used for buggy BIOSes or architectures with incomplete PCI setup by the
19
#define pcibios_assign_all_busses() 0
21
#define PCIBIOS_MIN_IO 0x1000
22
#define PCIBIOS_MIN_MEM 0x10000000
24
void pcibios_config_init(void);
29
* PCI_DMA_BUS_IS_PHYS should be set to 1 if there is _necessarily_ a direct
30
* correspondence between device bus addresses and CPU physical addresses.
31
* Platforms with a hardware I/O MMU _must_ turn this off to suppress the
32
* bounce buffer handling code in the block and network device layers.
33
* Platforms with separate bus address spaces _must_ turn this off and provide
34
* a device DMA mapping implementation that takes care of the necessary
35
* address translation.
37
* For now, the ia64 platforms which may have separate/multiple bus address
38
* spaces all have I/O MMUs which support the merging of physically
39
* discontiguous buffers, so we can use that as the sole factor to determine
40
* the setting of PCI_DMA_BUS_IS_PHYS.
42
extern unsigned long ia64_max_iommu_merge_mask;
43
#define PCI_DMA_BUS_IS_PHYS (ia64_max_iommu_merge_mask == ~0UL)
46
pcibios_set_master (struct pci_dev *dev)
48
/* No special bus mastering setup handling */
52
pcibios_penalize_isa_irq (int irq, int active)
54
/* We don't do dynamic PCI IRQ allocation */
57
#include <asm-generic/pci-dma-compat.h>
60
static inline void pci_dma_burst_advice(struct pci_dev *pdev,
61
enum pci_dma_burst_strategy *strat,
62
unsigned long *strategy_parameter)
64
unsigned long cacheline_size;
67
pci_read_config_byte(pdev, PCI_CACHE_LINE_SIZE, &byte);
69
cacheline_size = 1024;
71
cacheline_size = (int) byte * 4;
73
*strat = PCI_DMA_BURST_MULTIPLE;
74
*strategy_parameter = cacheline_size;
79
extern int pci_mmap_page_range (struct pci_dev *dev, struct vm_area_struct *vma,
80
enum pci_mmap_state mmap_state, int write_combine);
81
#define HAVE_PCI_LEGACY
82
extern int pci_mmap_legacy_page_range(struct pci_bus *bus,
83
struct vm_area_struct *vma,
84
enum pci_mmap_state mmap_state);
86
#define pci_get_legacy_mem platform_pci_get_legacy_mem
87
#define pci_legacy_read platform_pci_legacy_read
88
#define pci_legacy_write platform_pci_legacy_write
91
struct resource resource;
95
struct pci_controller {
99
int node; /* nearest node with memory or -1 for global allocation */
101
unsigned int windows;
102
struct pci_window *window;
107
#define PCI_CONTROLLER(busdev) ((struct pci_controller *) busdev->sysdata)
108
#define pci_domain_nr(busdev) (PCI_CONTROLLER(busdev)->segment)
110
extern struct pci_ops pci_root_ops;
112
static inline int pci_proc_domain(struct pci_bus *bus)
114
return (pci_domain_nr(bus) != 0);
117
extern void pcibios_resource_to_bus(struct pci_dev *dev,
118
struct pci_bus_region *region, struct resource *res);
120
extern void pcibios_bus_to_resource(struct pci_dev *dev,
121
struct resource *res, struct pci_bus_region *region);
123
static inline struct resource *
124
pcibios_select_root(struct pci_dev *pdev, struct resource *res)
126
struct resource *root = NULL;
128
if (res->flags & IORESOURCE_IO)
129
root = &ioport_resource;
130
if (res->flags & IORESOURCE_MEM)
131
root = &iomem_resource;
136
#define HAVE_ARCH_PCI_GET_LEGACY_IDE_IRQ
137
static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel)
139
return channel ? isa_irq_to_vector(15) : isa_irq_to_vector(14);
142
#ifdef CONFIG_INTEL_IOMMU
143
extern void pci_iommu_alloc(void);
145
#endif /* _ASM_IA64_PCI_H */