2
* arch/arm/mach-ixp4xx/fsg-setup.c
6
* Copyright (C) 2008 Rod Whitby <rod@whitby.id.au>
8
* based on ixdp425-setup.c:
9
* Copyright (C) 2003-2004 MontaVista Software, Inc.
10
* based on nslu2-power.c
11
* Copyright (C) 2005 Tower Technologies
13
* Author: Rod Whitby <rod@whitby.id.au>
14
* Maintainers: http://www.nslu2-linux.org/
17
#include <linux/gpio.h>
18
#include <linux/if_ether.h>
19
#include <linux/irq.h>
20
#include <linux/serial.h>
21
#include <linux/serial_8250.h>
22
#include <linux/leds.h>
23
#include <linux/reboot.h>
24
#include <linux/i2c.h>
25
#include <linux/i2c-gpio.h>
27
#include <asm/mach-types.h>
28
#include <asm/mach/arch.h>
29
#include <asm/mach/flash.h>
31
#define FSG_SDA_PIN 12
32
#define FSG_SCL_PIN 13
34
#define FSG_SB_GPIO 4 /* sync button */
35
#define FSG_RB_GPIO 9 /* reset button */
36
#define FSG_UB_GPIO 10 /* usb button */
38
static struct flash_platform_data fsg_flash_data = {
39
.map_name = "cfi_probe",
43
static struct resource fsg_flash_resource = {
44
.flags = IORESOURCE_MEM,
47
static struct platform_device fsg_flash = {
48
.name = "IXP4XX-Flash",
51
.platform_data = &fsg_flash_data,
54
.resource = &fsg_flash_resource,
57
static struct i2c_gpio_platform_data fsg_i2c_gpio_data = {
58
.sda_pin = FSG_SDA_PIN,
59
.scl_pin = FSG_SCL_PIN,
62
static struct platform_device fsg_i2c_gpio = {
66
.platform_data = &fsg_i2c_gpio_data,
70
static struct i2c_board_info __initdata fsg_i2c_board_info [] = {
72
I2C_BOARD_INFO("isl1208", 0x6f),
76
static struct resource fsg_uart_resources[] = {
78
.start = IXP4XX_UART1_BASE_PHYS,
79
.end = IXP4XX_UART1_BASE_PHYS + 0x0fff,
80
.flags = IORESOURCE_MEM,
83
.start = IXP4XX_UART2_BASE_PHYS,
84
.end = IXP4XX_UART2_BASE_PHYS + 0x0fff,
85
.flags = IORESOURCE_MEM,
89
static struct plat_serial8250_port fsg_uart_data[] = {
91
.mapbase = IXP4XX_UART1_BASE_PHYS,
92
.membase = (char *)IXP4XX_UART1_BASE_VIRT + REG_OFFSET,
93
.irq = IRQ_IXP4XX_UART1,
94
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
97
.uartclk = IXP4XX_UART_XTAL,
100
.mapbase = IXP4XX_UART2_BASE_PHYS,
101
.membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
102
.irq = IRQ_IXP4XX_UART2,
103
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
106
.uartclk = IXP4XX_UART_XTAL,
111
static struct platform_device fsg_uart = {
112
.name = "serial8250",
113
.id = PLAT8250_DEV_PLATFORM,
115
.platform_data = fsg_uart_data,
117
.num_resources = ARRAY_SIZE(fsg_uart_resources),
118
.resource = fsg_uart_resources,
121
static struct platform_device fsg_leds = {
126
/* Built-in 10/100 Ethernet MAC interfaces */
127
static struct eth_plat_info fsg_plat_eth[] = {
139
static struct platform_device fsg_eth[] = {
141
.name = "ixp4xx_eth",
142
.id = IXP4XX_ETH_NPEB,
144
.platform_data = fsg_plat_eth,
147
.name = "ixp4xx_eth",
148
.id = IXP4XX_ETH_NPEC,
150
.platform_data = fsg_plat_eth + 1,
155
static struct platform_device *fsg_devices[] __initdata = {
163
static irqreturn_t fsg_power_handler(int irq, void *dev_id)
165
/* Signal init to do the ctrlaltdel action, this will bypass init if
166
* it hasn't started and do a kernel_restart.
173
static irqreturn_t fsg_reset_handler(int irq, void *dev_id)
175
/* This is the paper-clip reset which does an emergency reboot. */
176
printk(KERN_INFO "Restarting system.\n");
177
machine_restart(NULL);
179
/* This should never be reached. */
183
static void __init fsg_init(void)
189
fsg_flash_resource.start = IXP4XX_EXP_BUS_BASE(0);
190
fsg_flash_resource.end =
191
IXP4XX_EXP_BUS_BASE(0) + ixp4xx_exp_bus_size - 1;
193
*IXP4XX_EXP_CS0 |= IXP4XX_FLASH_WRITABLE;
194
*IXP4XX_EXP_CS1 = *IXP4XX_EXP_CS0;
196
/* Configure CS2 for operation, 8bit and writable */
197
*IXP4XX_EXP_CS2 = 0xbfff0002;
199
i2c_register_board_info(0, fsg_i2c_board_info,
200
ARRAY_SIZE(fsg_i2c_board_info));
202
/* This is only useful on a modified machine, but it is valuable
203
* to have it first in order to see debug messages, and so that
204
* it does *not* get removed if platform_add_devices fails!
206
(void)platform_device_register(&fsg_uart);
208
platform_add_devices(fsg_devices, ARRAY_SIZE(fsg_devices));
210
if (request_irq(gpio_to_irq(FSG_RB_GPIO), &fsg_reset_handler,
211
IRQF_DISABLED | IRQF_TRIGGER_LOW,
212
"FSG reset button", NULL) < 0) {
214
printk(KERN_DEBUG "Reset Button IRQ %d not available\n",
215
gpio_to_irq(FSG_RB_GPIO));
218
if (request_irq(gpio_to_irq(FSG_SB_GPIO), &fsg_power_handler,
219
IRQF_DISABLED | IRQF_TRIGGER_LOW,
220
"FSG power button", NULL) < 0) {
222
printk(KERN_DEBUG "Power Button IRQ %d not available\n",
223
gpio_to_irq(FSG_SB_GPIO));
227
* Map in a portion of the flash and read the MAC addresses.
228
* Since it is stored in BE in the flash itself, we need to
229
* byteswap it if we're in LE mode.
231
f = ioremap(IXP4XX_EXP_BUS_BASE(0), 0x400000);
235
for (i = 0; i < 6; i++) {
236
fsg_plat_eth[0].hwaddr[i] = readb(f + 0x3C0422 + i);
237
fsg_plat_eth[1].hwaddr[i] = readb(f + 0x3C043B + i);
242
Endian-swapped reads from unaligned addresses are
243
required to extract the two MACs from the big-endian
244
Redboot config area in flash.
247
fsg_plat_eth[0].hwaddr[0] = readb(f + 0x3C0421);
248
fsg_plat_eth[0].hwaddr[1] = readb(f + 0x3C0420);
249
fsg_plat_eth[0].hwaddr[2] = readb(f + 0x3C0427);
250
fsg_plat_eth[0].hwaddr[3] = readb(f + 0x3C0426);
251
fsg_plat_eth[0].hwaddr[4] = readb(f + 0x3C0425);
252
fsg_plat_eth[0].hwaddr[5] = readb(f + 0x3C0424);
254
fsg_plat_eth[1].hwaddr[0] = readb(f + 0x3C0439);
255
fsg_plat_eth[1].hwaddr[1] = readb(f + 0x3C043F);
256
fsg_plat_eth[1].hwaddr[2] = readb(f + 0x3C043E);
257
fsg_plat_eth[1].hwaddr[3] = readb(f + 0x3C043D);
258
fsg_plat_eth[1].hwaddr[4] = readb(f + 0x3C043C);
259
fsg_plat_eth[1].hwaddr[5] = readb(f + 0x3C0443);
263
printk(KERN_INFO "FSG: Using MAC address %pM for port 0\n",
264
fsg_plat_eth[0].hwaddr);
265
printk(KERN_INFO "FSG: Using MAC address %pM for port 1\n",
266
fsg_plat_eth[1].hwaddr);
270
MACHINE_START(FSG, "Freecom FSG-3")
271
/* Maintainer: www.nslu2-linux.org */
272
.map_io = ixp4xx_map_io,
273
.init_irq = ixp4xx_init_irq,
274
.timer = &ixp4xx_timer,
275
.atag_offset = 0x100,
276
.init_machine = fsg_init,
277
#if defined(CONFIG_PCI)
278
.dma_zone_size = SZ_64M,