2
* olympic.h (c) 1999 Peter De Schrijver All Rights Reserved
3
* 1999,2000 Mike Phillips (mikep@linuxtr.net)
5
* Linux driver for IBM PCI tokenring cards based on the olympic and the PIT/PHY chipset.
7
* Base Driver Skeleton:
8
* Written 1993-94 by Donald Becker.
10
* Copyright 1993 United States Government as represented by the
11
* Director, National Security Agency.
13
* This software may be used and distributed according to the terms
14
* of the GNU General Public License, incorporated herein by reference.
20
#define BCTL_SOFTRESET (1<<15)
21
#define BCTL_MIMREB (1<<6)
22
#define BCTL_MODE_INDICATOR (1<<5)
25
#define GPR_OPTI_BF (1<<6)
26
#define GPR_NEPTUNE_BF (1<<4)
27
#define GPR_AUTOSENSE (1<<2)
28
#define GPR_16MBPS (1<<3)
37
#define LISR_LIE (1<<15)
38
#define LISR_SLIM (1<<13)
39
#define LISR_SLI (1<<12)
40
#define LISR_PCMSRMASK (1<<11)
41
#define LISR_PCMSRINT (1<<10)
42
#define LISR_WOLMASK (1<<9)
43
#define LISR_WOL (1<<8)
44
#define LISR_SRB_CMD (1<<5)
45
#define LISR_ASB_REPLY (1<<4)
46
#define LISR_ASB_FREE_REQ (1<<2)
47
#define LISR_ARB_FREE (1<<1)
48
#define LISR_TRB_FRAME (1<<0)
54
#define SISR_RESMASK 0x30
55
#define SISR_MASK 0x54
56
#define SISR_MASK_SUM 0x58
57
#define SISR_MASK_RWM 0x5C
59
#define SISR_TX2_IDLE (1<<31)
60
#define SISR_TX2_HALT (1<<29)
61
#define SISR_TX2_EOF (1<<28)
62
#define SISR_TX1_IDLE (1<<27)
63
#define SISR_TX1_HALT (1<<25)
64
#define SISR_TX1_EOF (1<<24)
65
#define SISR_TIMEOUT (1<<23)
66
#define SISR_RX_NOBUF (1<<22)
67
#define SISR_RX_STATUS (1<<21)
68
#define SISR_RX_HALT (1<<18)
69
#define SISR_RX_EOF_EARLY (1<<16)
70
#define SISR_MI (1<<15)
71
#define SISR_PI (1<<13)
72
#define SISR_ERR (1<<9)
73
#define SISR_ADAPTER_CHECK (1<<6)
74
#define SISR_SRB_REPLY (1<<5)
75
#define SISR_ASB_FREE (1<<4)
76
#define SISR_ARB_CMD (1<<3)
77
#define SISR_TRB_REPLY (1<<2)
81
#define EISR_MASK 0x3c
82
#define EISR_MASK_OPTIONS 0x001FFF7F
89
#define LAIPDDINC 0x7C
94
#define CLKCTL_PAUSE (1<<15)
98
#define BMCTL_SUM 0x40
99
#define BMCTL_RWM 0x44
100
#define BMCTL_TX2_DIS (1<<30)
101
#define BMCTL_TX1_DIS (1<<26)
102
#define BMCTL_RX_DIS (1<<22)
107
#define RXDESCQCNT 0x94
111
#define RXSTATQCNT 0xA4
116
#define TXDESCQ_1 0xb0
117
#define TXDESCQ_2 0xd0
118
#define TXDESCQCNT_1 0xb4
119
#define TXDESCQCNT_2 0xd4
124
#define TXSTATQ_1 0xc0
125
#define TXSTATQ_2 0xe0
126
#define TXSTATQCNT_1 0xc4
127
#define TXSTATQCNT_2 0xe4
132
#define FERMASK_INT_BIT (1<<15)
134
#define OLYMPIC_IO_SPACE 256
136
#define SRB_COMMAND_SIZE 50
138
#define OLYMPIC_MAX_ADAPTERS 8 /* 0x08 __MODULE_STRING can't hand 0xnn */
140
/* Defines for LAN STATUS CHANGE reports */
141
#define LSC_SIG_LOSS 0x8000
142
#define LSC_HARD_ERR 0x4000
143
#define LSC_SOFT_ERR 0x2000
144
#define LSC_TRAN_BCN 0x1000
145
#define LSC_LWF 0x0800
146
#define LSC_ARW 0x0400
147
#define LSC_FPE 0x0200
148
#define LSC_RR 0x0100
149
#define LSC_CO 0x0080
150
#define LSC_SS 0x0040
151
#define LSC_RING_REC 0x0020
152
#define LSC_SR_CO 0x0010
153
#define LSC_FDX_MODE 0x0004
155
/* Defines for OPEN ADAPTER command */
157
#define OPEN_ADAPTER_EXT_WRAP (1<<15)
158
#define OPEN_ADAPTER_DIS_HARDEE (1<<14)
159
#define OPEN_ADAPTER_DIS_SOFTERR (1<<13)
160
#define OPEN_ADAPTER_PASS_ADC_MAC (1<<12)
161
#define OPEN_ADAPTER_PASS_ATT_MAC (1<<11)
162
#define OPEN_ADAPTER_ENABLE_EC (1<<10)
163
#define OPEN_ADAPTER_CONTENDER (1<<8)
164
#define OPEN_ADAPTER_PASS_BEACON (1<<7)
165
#define OPEN_ADAPTER_ENABLE_FDX (1<<6)
166
#define OPEN_ADAPTER_ENABLE_RPL (1<<5)
167
#define OPEN_ADAPTER_INHIBIT_ETR (1<<4)
168
#define OPEN_ADAPTER_INTERNAL_WRAP (1<<3)
169
#define OPEN_ADAPTER_USE_OPTS2 (1<<0)
171
#define OPEN_ADAPTER_2_ENABLE_ONNOW (1<<15)
173
/* Defines for SRB Commands */
175
#define SRB_ACCESS_REGISTER 0x1f
176
#define SRB_CLOSE_ADAPTER 0x04
177
#define SRB_CONFIGURE_BRIDGE 0x0c
178
#define SRB_CONFIGURE_WAKEUP_EVENT 0x1a
179
#define SRB_MODIFY_BRIDGE_PARMS 0x15
180
#define SRB_MODIFY_OPEN_OPTIONS 0x01
181
#define SRB_MODIFY_RECEIVE_OPTIONS 0x17
182
#define SRB_NO_OPERATION 0x00
183
#define SRB_OPEN_ADAPTER 0x03
184
#define SRB_READ_LOG 0x08
185
#define SRB_READ_SR_COUNTERS 0x16
186
#define SRB_RESET_GROUP_ADDRESS 0x02
187
#define SRB_SAVE_CONFIGURATION 0x1b
188
#define SRB_SET_BRIDGE_PARMS 0x09
189
#define SRB_SET_BRIDGE_TARGETS 0x10
190
#define SRB_SET_FUNC_ADDRESS 0x07
191
#define SRB_SET_GROUP_ADDRESS 0x06
192
#define SRB_SET_GROUP_ADDR_OPTIONS 0x11
193
#define SRB_UPDATE_WAKEUP_PATTERN 0x19
195
/* Clear return code */
197
#define OLYMPIC_CLEAR_RET_CODE 0xfe
200
#define ARB_RECEIVE_DATA 0x81
201
#define ARB_LAN_CHANGE_STATUS 0x84
202
/* ASB Response commands */
204
#define ASB_RECEIVE_DATA 0x81
207
/* Olympic defaults for buffers */
209
#define OLYMPIC_RX_RING_SIZE 16 /* should be a power of 2 */
210
#define OLYMPIC_TX_RING_SIZE 8 /* should be a power of 2 */
212
#define PKT_BUF_SZ 4096 /* Default packet size */
214
/* Olympic data structures */
216
/* xxxx These structures are all little endian in hardware. */
218
struct olympic_tx_desc {
220
__le32 status_length;
223
struct olympic_tx_status {
227
struct olympic_rx_desc {
232
struct olympic_rx_status {
233
__le32 fragmentcnt_framelen;
234
__le32 status_buffercnt;
236
/* xxxx END These structures are all little endian in hardware. */
237
/* xxxx There may be more, but I'm pretty sure about these */
239
struct mac_receive_buffer {
243
__le16 buffer_length ;
247
struct olympic_private {
254
u8 __iomem *olympic_mmio;
255
u8 __iomem *olympic_lap;
256
struct pci_dev *pdev ;
257
const char *olympic_card_name;
259
spinlock_t olympic_lock ;
261
volatile int srb_queued; /* True if an SRB is still posted */
262
wait_queue_head_t srb_wait;
264
volatile int asb_queued; /* True if an ASB is posted */
266
volatile int trb_queued; /* True if a TRB is posted */
267
wait_queue_head_t trb_wait ;
269
/* These must be on a 4 byte boundary. */
270
struct olympic_rx_desc olympic_rx_ring[OLYMPIC_RX_RING_SIZE];
271
struct olympic_tx_desc olympic_tx_ring[OLYMPIC_TX_RING_SIZE];
272
struct olympic_rx_status olympic_rx_status_ring[OLYMPIC_RX_RING_SIZE];
273
struct olympic_tx_status olympic_tx_status_ring[OLYMPIC_TX_RING_SIZE];
275
struct sk_buff *tx_ring_skb[OLYMPIC_TX_RING_SIZE], *rx_ring_skb[OLYMPIC_RX_RING_SIZE];
276
int tx_ring_free, tx_ring_last_status, rx_ring_last_received,rx_status_last_received, free_tx_ring_entries;
278
u16 olympic_lan_status ;
279
u8 olympic_ring_speed ;
281
u8 olympic_receive_options, olympic_copy_all_options,olympic_message_level, olympic_network_monitor;
282
u16 olympic_addr_table_addr, olympic_parms_addr ;
284
u32 rx_ring_dma_addr;
285
u32 rx_status_ring_dma_addr;
286
u32 tx_ring_dma_addr;
287
u32 tx_status_ring_dma_addr;
290
struct olympic_adapter_addr_table {
297
struct olympic_parameters_table {
305
u16 auth_source_class ;
311
u16 soft_error_time ;
315
u16 beacon_transmit ;