1
/* arch/m68knommu/platform/68360/head-ram.S
3
* Startup code for Motorola 68360
5
* Copyright 2001 (C) SED Systems, a Division of Calian Ltd.
6
* Based on: arch/m68knommu/platform/68328/pilot/crt0_rom.S
7
* Based on: arch/m68knommu/platform/68360/uCquicc/crt0_rom.S, 2.0.38.1.pre7
9
* Copyright (C) Michael Leslie <mleslie@lineo.com>
10
* Based on: arch/m68knommu/platform/68EZ328/ucsimm/crt0_rom.S
11
* Copyright (C) 1998 D. Jeff Dionne <jeff@uclinux.org>,
27
#define RAMEND (CONFIG_RAMBASE + CONFIG_RAMSIZE)
28
#define ROMEND (CONFIG_ROMBASE + CONFIG_ROMSIZE)
31
#define PEPAR (_dprbase + REGB + 0x0016)
32
#define GMR (_dprbase + REGB + 0x0040)
33
#define OR0 (_dprbase + REGB + 0x0054)
34
#define BR0 (_dprbase + REGB + 0x0050)
35
#define OR1 (_dprbase + REGB + 0x0064)
36
#define BR1 (_dprbase + REGB + 0x0060)
37
#define OR4 (_dprbase + REGB + 0x0094)
38
#define BR4 (_dprbase + REGB + 0x0090)
39
#define OR6 (_dprbase + REGB + 0x00b4)
40
#define BR6 (_dprbase + REGB + 0x00b0)
41
#define OR7 (_dprbase + REGB + 0x00c4)
42
#define BR7 (_dprbase + REGB + 0x00c0)
44
#define MCR (_dprbase + REGB + 0x0000)
45
#define AVR (_dprbase + REGB + 0x0008)
47
#define SYPCR (_dprbase + REGB + 0x0022)
49
#define PLLCR (_dprbase + REGB + 0x0010)
50
#define CLKOCR (_dprbase + REGB + 0x000C)
51
#define CDVCR (_dprbase + REGB + 0x0014)
53
#define BKAR (_dprbase + REGB + 0x0030)
54
#define BKCR (_dprbase + REGB + 0x0034)
55
#define SWIV (_dprbase + REGB + 0x0023)
56
#define PICR (_dprbase + REGB + 0x0026)
57
#define PITR (_dprbase + REGB + 0x002A)
59
/* Define for all memory configuration */
60
#define MCU_SIM_GMR 0x00000000
61
#define SIM_OR_MASK 0x0fffffff
63
/* Defines for chip select zero - the flash */
64
#define SIM_OR0_MASK 0x20000002
65
#define SIM_BR0_MASK 0x00000001
68
/* Defines for chip select one - the RAM */
69
#define SIM_OR1_MASK 0x10000000
70
#define SIM_BR1_MASK 0x00000001
72
#define MCU_SIM_MBAR_ADRS 0x0003ff00
73
#define MCU_SIM_MBAR_BA_MASK 0xfffff000
74
#define MCU_SIM_MBAR_AS_MASK 0x00000001
76
#define MCU_SIM_PEPAR 0x00B4
78
#define MCU_DISABLE_INTRPTS 0x2700
79
#define MCU_SIM_AVR 0x00
81
#define MCU_SIM_MCR 0x00005cff
83
#define MCU_SIM_CLKOCR 0x00
84
#define MCU_SIM_PLLCR 0x8000
85
#define MCU_SIM_CDVCR 0x0000
87
#define MCU_SIM_SYPCR 0x0000
88
#define MCU_SIM_SWIV 0x00
89
#define MCU_SIM_PICR 0x0000
90
#define MCU_SIM_PITR 0x0000
93
#include <asm/m68360_regs.h>
97
* By the time this RAM specific code begins to execute, DPRAM
98
* and DRAM should already be mapped and accessible.
105
ori.w #MCU_DISABLE_INTRPTS, %sr /* disable interrupts: */
106
/* We should not need to setup the boot stack the reset should do it. */
107
movea.l #RAMEND, %sp /*set up stack at the end of DRAM:*/
110
moveq.l #0x07, %d1 /* Setup MBAR */
113
lea.l MCU_SIM_MBAR_ADRS, %a0
114
move.l #_dprbase, %d0
115
andi.l #MCU_SIM_MBAR_BA_MASK, %d0
116
ori.l #MCU_SIM_MBAR_AS_MASK, %d0
122
/* Now we can begin to access registers in DPRAM */
125
/* Set Module Configuration Register */
126
move.l #MCU_SIM_MCR, MCR
128
/* to do: Determine cause of reset */
131
* configure system clock MC68360 p. 6-40
132
* (value +1)*osc/128 = system clock
135
move.w #MCU_SIM_PLLCR, PLLCR
136
move.b #MCU_SIM_CLKOCR, CLKOCR
137
move.w #MCU_SIM_CDVCR, CDVCR
139
/* Wait for the PLL to settle */
145
/* Setup the system protection register, and watchdog timer register */
146
move.b #MCU_SIM_SWIV, SWIV
147
move.w #MCU_SIM_PICR, PICR
148
move.w #MCU_SIM_PITR, PITR
149
move.w #MCU_SIM_SYPCR, SYPCR
151
/* Clear DPRAM - system + parameter */
152
movea.l #_dprbase, %a0
153
movea.l #_dprbase+0x2000, %a1
155
/* Copy 0 to %a0 until %a0 == %a1 */
161
configure_memory_controller:
162
/* Set up Global Memory Register (GMR) */
163
move.l #MCU_SIM_GMR, %d0
166
configure_chip_select_0:
168
subi.l #__ramstart, %d0
170
eori.l #SIM_OR_MASK, %d0
171
ori.l #SIM_OR0_MASK, %d0
174
move.l #__ramstart, %d0
175
ori.l #SIM_BR0_MASK, %d0
178
configure_chip_select_1:
180
subi.l #__rom_start, %d0
182
eori.l #SIM_OR_MASK, %d0
183
ori.l #SIM_OR1_MASK, %d0
186
move.l #__rom_start, %d0
187
ori.l #SIM_BR1_MASK, %d0
190
move.w #MCU_SIM_PEPAR, PEPAR
192
/* point to vector table: */
208
/* Copy data segment from ROM to RAM */
213
/* Copy %a0 to %a1 until %a1 == %a2 */
225
/* Copy 0 to %a0 until %a0 == %a1 */
232
move.l #_dprbase, _quicc_base
235
/* Set ram size information */
236
move.l #_sdata, _rambase
237
move.l #_ebss, _ramstart
239
sub.l #0x1000, %d0 /* Reserve 4K for stack space.*/
240
move.l %d0, _ramend /* Different from RAMEND.*/
247
lea init_thread_union, %a2
279
* These are the exception vectors at boot up, they are copied into RAM
280
* and then overwritten as needed.
283
.section ".data..initvect","awx"
284
.long RAMEND /* Reset: Initial Stack Pointer - 0. */
285
.long _start /* Reset: Initial Program Counter - 1. */
286
.long buserr /* Bus Error - 2. */
287
.long trap /* Address Error - 3. */
288
.long trap /* Illegal Instruction - 4. */
289
.long trap /* Divide by zero - 5. */
290
.long trap /* CHK, CHK2 Instructions - 6. */
291
.long trap /* TRAPcc, TRAPV Instructions - 7. */
292
.long trap /* Privilege Violation - 8. */
293
.long trap /* Trace - 9. */
294
.long trap /* Line 1010 Emulator - 10. */
295
.long trap /* Line 1111 Emualtor - 11. */
296
.long trap /* Harware Breakpoint - 12. */
297
.long trap /* (Reserved for Coprocessor Protocol Violation)- 13. */
298
.long trap /* Format Error - 14. */
299
.long trap /* Uninitialized Interrupt - 15. */
300
.long trap /* (Unassigned, Reserver) - 16. */
301
.long trap /* (Unassigned, Reserver) - 17. */
302
.long trap /* (Unassigned, Reserver) - 18. */
303
.long trap /* (Unassigned, Reserver) - 19. */
304
.long trap /* (Unassigned, Reserver) - 20. */
305
.long trap /* (Unassigned, Reserver) - 21. */
306
.long trap /* (Unassigned, Reserver) - 22. */
307
.long trap /* (Unassigned, Reserver) - 23. */
308
.long trap /* Spurious Interrupt - 24. */
309
.long trap /* Level 1 Interrupt Autovector - 25. */
310
.long trap /* Level 2 Interrupt Autovector - 26. */
311
.long trap /* Level 3 Interrupt Autovector - 27. */
312
.long trap /* Level 4 Interrupt Autovector - 28. */
313
.long trap /* Level 5 Interrupt Autovector - 29. */
314
.long trap /* Level 6 Interrupt Autovector - 30. */
315
.long trap /* Level 7 Interrupt Autovector - 31. */
316
.long system_call /* Trap Instruction Vectors 0 - 32. */
317
.long trap /* Trap Instruction Vectors 1 - 33. */
318
.long trap /* Trap Instruction Vectors 2 - 34. */
319
.long trap /* Trap Instruction Vectors 3 - 35. */
320
.long trap /* Trap Instruction Vectors 4 - 36. */
321
.long trap /* Trap Instruction Vectors 5 - 37. */
322
.long trap /* Trap Instruction Vectors 6 - 38. */
323
.long trap /* Trap Instruction Vectors 7 - 39. */
324
.long trap /* Trap Instruction Vectors 8 - 40. */
325
.long trap /* Trap Instruction Vectors 9 - 41. */
326
.long trap /* Trap Instruction Vectors 10 - 42. */
327
.long trap /* Trap Instruction Vectors 11 - 43. */
328
.long trap /* Trap Instruction Vectors 12 - 44. */
329
.long trap /* Trap Instruction Vectors 13 - 45. */
330
.long trap /* Trap Instruction Vectors 14 - 46. */
331
.long trap /* Trap Instruction Vectors 15 - 47. */
332
.long 0 /* (Reserved for Coprocessor) - 48. */
333
.long 0 /* (Reserved for Coprocessor) - 49. */
334
.long 0 /* (Reserved for Coprocessor) - 50. */
335
.long 0 /* (Reserved for Coprocessor) - 51. */
336
.long 0 /* (Reserved for Coprocessor) - 52. */
337
.long 0 /* (Reserved for Coprocessor) - 53. */
338
.long 0 /* (Reserved for Coprocessor) - 54. */
339
.long 0 /* (Reserved for Coprocessor) - 55. */
340
.long 0 /* (Reserved for Coprocessor) - 56. */
341
.long 0 /* (Reserved for Coprocessor) - 57. */
342
.long 0 /* (Reserved for Coprocessor) - 58. */
343
.long 0 /* (Unassigned, Reserved) - 59. */
344
.long 0 /* (Unassigned, Reserved) - 60. */
345
.long 0 /* (Unassigned, Reserved) - 61. */
346
.long 0 /* (Unassigned, Reserved) - 62. */
347
.long 0 /* (Unassigned, Reserved) - 63. */
348
/* The assignment of these vectors to the CPM is */
349
/* dependent on the configuration of the CPM vba */
351
.long 0 /* (User-Defined Vectors 1) CPM Error - 64. */
352
.long 0 /* (User-Defined Vectors 2) CPM Parallel IO PC11- 65. */
353
.long 0 /* (User-Defined Vectors 3) CPM Parallel IO PC10- 66. */
354
.long 0 /* (User-Defined Vectors 4) CPM SMC2 / PIP - 67. */
355
.long 0 /* (User-Defined Vectors 5) CPM SMC1 - 68. */
356
.long 0 /* (User-Defined Vectors 6) CPM SPI - 69. */
357
.long 0 /* (User-Defined Vectors 7) CPM Parallel IO PC9 - 70. */
358
.long 0 /* (User-Defined Vectors 8) CPM Timer 4 - 71. */
359
.long 0 /* (User-Defined Vectors 9) CPM Reserved - 72. */
360
.long 0 /* (User-Defined Vectors 10) CPM Parallel IO PC8- 73. */
361
.long 0 /* (User-Defined Vectors 11) CPM Parallel IO PC7- 74. */
362
.long 0 /* (User-Defined Vectors 12) CPM Parallel IO PC6- 75. */
363
.long 0 /* (User-Defined Vectors 13) CPM Timer 3 - 76. */
364
.long 0 /* (User-Defined Vectors 14) CPM Reserved - 77. */
365
.long 0 /* (User-Defined Vectors 15) CPM Parallel IO PC5- 78. */
366
.long 0 /* (User-Defined Vectors 16) CPM Parallel IO PC4- 79. */
367
.long 0 /* (User-Defined Vectors 17) CPM Reserved - 80. */
368
.long 0 /* (User-Defined Vectors 18) CPM RISC Timer Tbl - 81. */
369
.long 0 /* (User-Defined Vectors 19) CPM Timer 2 - 82. */
370
.long 0 /* (User-Defined Vectors 21) CPM Reserved - 83. */
371
.long 0 /* (User-Defined Vectors 22) CPM IDMA2 - 84. */
372
.long 0 /* (User-Defined Vectors 23) CPM IDMA1 - 85. */
373
.long 0 /* (User-Defined Vectors 24) CPM SDMA Bus Err - 86. */
374
.long 0 /* (User-Defined Vectors 25) CPM Parallel IO PC3- 87. */
375
.long 0 /* (User-Defined Vectors 26) CPM Parallel IO PC2- 88. */
376
.long 0 /* (User-Defined Vectors 27) CPM Timer 1 - 89. */
377
.long 0 /* (User-Defined Vectors 28) CPM Parallel IO PC1- 90. */
378
.long 0 /* (User-Defined Vectors 29) CPM SCC 4 - 91. */
379
.long 0 /* (User-Defined Vectors 30) CPM SCC 3 - 92. */
380
.long 0 /* (User-Defined Vectors 31) CPM SCC 2 - 93. */
381
.long 0 /* (User-Defined Vectors 32) CPM SCC 1 - 94. */
382
.long 0 /* (User-Defined Vectors 33) CPM Parallel IO PC0- 95. */
383
/* I don't think anything uses the vectors after here. */
384
.long 0 /* (User-Defined Vectors 34) - 96. */
385
.long 0,0,0,0,0 /* (User-Defined Vectors 35 - 39). */
386
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 40 - 49). */
387
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 50 - 59). */
388
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 60 - 69). */
389
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 70 - 79). */
390
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 80 - 89). */
391
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 90 - 99). */
392
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 100 - 109). */
393
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 110 - 119). */
394
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 120 - 129). */
395
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 130 - 139). */
396
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 140 - 149). */
397
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 150 - 159). */
398
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 160 - 169). */
399
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 170 - 179). */
400
.long 0,0,0,0,0,0,0,0,0,0 /* (User-Defined Vectors 180 - 189). */
401
.long 0,0,0 /* (User-Defined Vectors 190 - 192). */