2
* P2041 Silicon Device Tree Source
4
* Copyright 2011 Freescale Semiconductor Inc.
6
* Redistribution and use in source and binary forms, with or without
7
* modification, are permitted provided that the following conditions are met:
8
* * Redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer.
10
* * Redistributions in binary form must reproduce the above copyright
11
* notice, this list of conditions and the following disclaimer in the
12
* documentation and/or other materials provided with the distribution.
13
* * Neither the name of Freescale Semiconductor nor the
14
* names of its contributors may be used to endorse or promote products
15
* derived from this software without specific prior written permission.
18
* ALTERNATIVELY, this software may be distributed under the terms of the
19
* GNU General Public License ("GPL") as published by the Free Software
20
* Foundation, either version 2 of that License or (at your option) any
23
* THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
24
* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
25
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26
* DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
27
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
28
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
29
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
30
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
31
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38
compatible = "fsl,P2041";
41
interrupt-parent = <&mpic>;
79
cpu0: PowerPC,e500mc@0 {
82
next-level-cache = <&L2_0>;
84
next-level-cache = <&cpc>;
87
cpu1: PowerPC,e500mc@1 {
90
next-level-cache = <&L2_1>;
92
next-level-cache = <&cpc>;
95
cpu2: PowerPC,e500mc@2 {
98
next-level-cache = <&L2_2>;
100
next-level-cache = <&cpc>;
103
cpu3: PowerPC,e500mc@3 {
106
next-level-cache = <&L2_3>;
108
next-level-cache = <&cpc>;
113
dcsr: dcsr@f00000000 {
114
#address-cells = <1>;
116
compatible = "fsl,dcsr", "simple-bus";
119
compatible = "fsl,dcsr-epu";
120
interrupts = <52 2 0 0
123
interrupt-parent = <&mpic>;
127
compatible = "fsl,dcsr-npc";
128
reg = <0x1000 0x1000 0x1000000 0x8000>;
131
compatible = "fsl,dcsr-nxc";
132
reg = <0x2000 0x1000>;
135
compatible = "fsl,dcsr-corenet";
136
reg = <0x8000 0x1000 0xB0000 0x1000>;
139
compatible = "fsl,p2041-dcsr-dpaa", "fsl,dcsr-dpaa";
140
reg = <0x9000 0x1000>;
143
compatible = "fsl,p2041-dcsr-ocn", "fsl,dcsr-ocn";
144
reg = <0x11000 0x1000>;
147
compatible = "fsl,dcsr-ddr";
149
reg = <0x12000 0x1000>;
152
compatible = "fsl,p2041-dcsr-nal", "fsl,dcsr-nal";
153
reg = <0x18000 0x1000>;
156
compatible = "fsl,p2041-dcsr-rcpm", "fsl,dcsr-rcpm";
157
reg = <0x22000 0x1000>;
159
dcsr-cpu-sb-proxy@40000 {
160
compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
161
cpu-handle = <&cpu0>;
162
reg = <0x40000 0x1000>;
164
dcsr-cpu-sb-proxy@41000 {
165
compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
166
cpu-handle = <&cpu1>;
167
reg = <0x41000 0x1000>;
169
dcsr-cpu-sb-proxy@42000 {
170
compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
171
cpu-handle = <&cpu2>;
172
reg = <0x42000 0x1000>;
174
dcsr-cpu-sb-proxy@43000 {
175
compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
176
cpu-handle = <&cpu3>;
177
reg = <0x43000 0x1000>;
182
#address-cells = <1>;
185
compatible = "simple-bus";
186
ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
187
reg = <0xf 0xfe000000 0 0x00001000>;
190
compatible = "fsl,soc-sram-error";
191
interrupts = <16 2 1 29>;
195
compatible = "fsl,corenet-law";
200
ddr: memory-controller@8000 {
201
compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
202
reg = <0x8000 0x1000>;
203
interrupts = <16 2 1 23>;
206
cpc: l3-cache-controller@10000 {
207
compatible = "fsl,p2041-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
208
reg = <0x10000 0x1000>;
209
interrupts = <16 2 1 27>;
213
compatible = "fsl,corenet-cf";
214
reg = <0x18000 0x1000>;
215
interrupts = <16 2 1 31>;
216
fsl,ccf-num-csdids = <32>;
217
fsl,ccf-num-snoopids = <32>;
221
compatible = "fsl,pamu-v1.0", "fsl,pamu";
222
reg = <0x20000 0x4000>;
229
clock-frequency = <0>;
230
interrupt-controller;
231
#address-cells = <0>;
232
#interrupt-cells = <4>;
233
reg = <0x40000 0x40000>;
234
compatible = "fsl,mpic", "chrp,open-pic";
235
device_type = "open-pic";
239
compatible = "fsl,mpic-msi";
240
reg = <0x41600 0x200>;
241
msi-available-ranges = <0 0x100>;
254
compatible = "fsl,mpic-msi";
255
reg = <0x41800 0x200>;
256
msi-available-ranges = <0 0x100>;
269
compatible = "fsl,mpic-msi";
270
reg = <0x41a00 0x200>;
271
msi-available-ranges = <0 0x100>;
283
guts: global-utilities@e0000 {
284
compatible = "fsl,qoriq-device-config-1.0";
285
reg = <0xe0000 0xe00>;
288
fsl,liodn-bits = <12>;
291
pins: global-utilities@e0e00 {
292
compatible = "fsl,qoriq-pin-control-1.0";
293
reg = <0xe0e00 0x200>;
297
clockgen: global-utilities@e1000 {
298
compatible = "fsl,p2041-clockgen", "fsl,qoriq-clockgen-1.0";
299
reg = <0xe1000 0x1000>;
300
clock-frequency = <0>;
303
rcpm: global-utilities@e2000 {
304
compatible = "fsl,qoriq-rcpm-1.0";
305
reg = <0xe2000 0x1000>;
310
compatible = "fsl,p2041-sfp", "fsl,qoriq-sfp-1.0";
311
reg = <0xe8000 0x1000>;
314
serdes: serdes@ea000 {
315
compatible = "fsl,p2041-serdes";
316
reg = <0xea000 0x1000>;
320
#address-cells = <1>;
322
compatible = "fsl,p2041-dma", "fsl,eloplus-dma";
323
reg = <0x100300 0x4>;
324
ranges = <0x0 0x100100 0x200>;
327
compatible = "fsl,p2041-dma-channel",
328
"fsl,eloplus-dma-channel";
331
interrupts = <28 2 0 0>;
334
compatible = "fsl,p2041-dma-channel",
335
"fsl,eloplus-dma-channel";
338
interrupts = <29 2 0 0>;
341
compatible = "fsl,p2041-dma-channel",
342
"fsl,eloplus-dma-channel";
345
interrupts = <30 2 0 0>;
348
compatible = "fsl,p2041-dma-channel",
349
"fsl,eloplus-dma-channel";
352
interrupts = <31 2 0 0>;
357
#address-cells = <1>;
359
compatible = "fsl,p2041-dma", "fsl,eloplus-dma";
360
reg = <0x101300 0x4>;
361
ranges = <0x0 0x101100 0x200>;
364
compatible = "fsl,p2041-dma-channel",
365
"fsl,eloplus-dma-channel";
368
interrupts = <32 2 0 0>;
371
compatible = "fsl,p2041-dma-channel",
372
"fsl,eloplus-dma-channel";
375
interrupts = <33 2 0 0>;
378
compatible = "fsl,p2041-dma-channel",
379
"fsl,eloplus-dma-channel";
382
interrupts = <34 2 0 0>;
385
compatible = "fsl,p2041-dma-channel",
386
"fsl,eloplus-dma-channel";
389
interrupts = <35 2 0 0>;
394
#address-cells = <1>;
396
compatible = "fsl,p2041-espi", "fsl,mpc8536-espi";
397
reg = <0x110000 0x1000>;
398
interrupts = <53 0x2 0 0>;
399
fsl,espi-num-chipselects = <4>;
403
compatible = "fsl,p2041-esdhc", "fsl,esdhc";
404
reg = <0x114000 0x1000>;
405
interrupts = <48 2 0 0>;
407
clock-frequency = <0>;
411
#address-cells = <1>;
414
compatible = "fsl-i2c";
415
reg = <0x118000 0x100>;
416
interrupts = <38 2 0 0>;
421
#address-cells = <1>;
424
compatible = "fsl-i2c";
425
reg = <0x118100 0x100>;
426
interrupts = <38 2 0 0>;
431
#address-cells = <1>;
434
compatible = "fsl-i2c";
435
reg = <0x119000 0x100>;
436
interrupts = <39 2 0 0>;
441
#address-cells = <1>;
444
compatible = "fsl-i2c";
445
reg = <0x119100 0x100>;
446
interrupts = <39 2 0 0>;
450
serial0: serial@11c500 {
452
device_type = "serial";
453
compatible = "ns16550";
454
reg = <0x11c500 0x100>;
455
clock-frequency = <0>;
456
interrupts = <36 2 0 0>;
459
serial1: serial@11c600 {
461
device_type = "serial";
462
compatible = "ns16550";
463
reg = <0x11c600 0x100>;
464
clock-frequency = <0>;
465
interrupts = <36 2 0 0>;
468
serial2: serial@11d500 {
470
device_type = "serial";
471
compatible = "ns16550";
472
reg = <0x11d500 0x100>;
473
clock-frequency = <0>;
474
interrupts = <37 2 0 0>;
477
serial3: serial@11d600 {
479
device_type = "serial";
480
compatible = "ns16550";
481
reg = <0x11d600 0x100>;
482
clock-frequency = <0>;
483
interrupts = <37 2 0 0>;
487
compatible = "fsl,p2041-gpio", "fsl,qoriq-gpio";
488
reg = <0x130000 0x1000>;
489
interrupts = <55 2 0 0>;
495
compatible = "fsl,p2041-usb2-mph",
496
"fsl,mpc85xx-usb2-mph", "fsl-usb2-mph";
497
reg = <0x210000 0x1000>;
498
#address-cells = <1>;
500
interrupts = <44 0x2 0 0>;
506
compatible = "fsl,p2041-usb2-dr",
507
"fsl,mpc85xx-usb2-dr", "fsl-usb2-dr";
508
reg = <0x211000 0x1000>;
509
#address-cells = <1>;
511
interrupts = <45 0x2 0 0>;
516
compatible = "fsl,p2041-sata", "fsl,pq-sata-v2";
517
reg = <0x220000 0x1000>;
518
interrupts = <68 0x2 0 0>;
522
compatible = "fsl,p2041-sata", "fsl,pq-sata-v2";
523
reg = <0x221000 0x1000>;
524
interrupts = <69 0x2 0 0>;
527
crypto: crypto@300000 {
528
compatible = "fsl,sec-v4.2", "fsl,sec-v4.0";
529
#address-cells = <1>;
531
reg = <0x300000 0x10000>;
532
ranges = <0 0x300000 0x10000>;
533
interrupts = <92 2 0 0>;
536
compatible = "fsl,sec-v4.2-job-ring",
537
"fsl,sec-v4.0-job-ring";
538
reg = <0x1000 0x1000>;
539
interrupts = <88 2 0 0>;
543
compatible = "fsl,sec-v4.2-job-ring",
544
"fsl,sec-v4.0-job-ring";
545
reg = <0x2000 0x1000>;
546
interrupts = <89 2 0 0>;
550
compatible = "fsl,sec-v4.2-job-ring",
551
"fsl,sec-v4.0-job-ring";
552
reg = <0x3000 0x1000>;
553
interrupts = <90 2 0 0>;
557
compatible = "fsl,sec-v4.2-job-ring",
558
"fsl,sec-v4.0-job-ring";
559
reg = <0x4000 0x1000>;
560
interrupts = <91 2 0 0>;
564
compatible = "fsl,sec-v4.2-rtic",
566
#address-cells = <1>;
568
reg = <0x6000 0x100>;
569
ranges = <0x0 0x6100 0xe00>;
572
compatible = "fsl,sec-v4.2-rtic-memory",
573
"fsl,sec-v4.0-rtic-memory";
574
reg = <0x00 0x20 0x100 0x80>;
578
compatible = "fsl,sec-v4.2-rtic-memory",
579
"fsl,sec-v4.0-rtic-memory";
580
reg = <0x20 0x20 0x200 0x80>;
584
compatible = "fsl,sec-v4.2-rtic-memory",
585
"fsl,sec-v4.0-rtic-memory";
586
reg = <0x40 0x20 0x300 0x80>;
590
compatible = "fsl,sec-v4.2-rtic-memory",
591
"fsl,sec-v4.0-rtic-memory";
592
reg = <0x60 0x20 0x500 0x80>;
597
sec_mon: sec_mon@314000 {
598
compatible = "fsl,sec-v4.2-mon", "fsl,sec-v4.0-mon";
599
reg = <0x314000 0x1000>;
600
interrupts = <93 2 0 0>;
606
compatible = "fsl,p2041-elbc", "fsl,elbc", "simple-bus";
607
interrupts = <25 2 0 0>;
608
#address-cells = <2>;
612
pci0: pcie@ffe200000 {
613
compatible = "fsl,p2041-pcie", "fsl,qoriq-pcie-v2.2";
616
#address-cells = <3>;
617
bus-range = <0x0 0xff>;
618
clock-frequency = <33333333>;
620
interrupts = <16 2 1 15>;
623
#interrupt-cells = <1>;
625
#address-cells = <3>;
627
interrupts = <16 2 1 15>;
628
interrupt-map-mask = <0xf800 0 0 7>;
631
0000 0 0 1 &mpic 40 1 0 0
632
0000 0 0 2 &mpic 1 1 0 0
633
0000 0 0 3 &mpic 2 1 0 0
634
0000 0 0 4 &mpic 3 1 0 0
639
pci1: pcie@ffe201000 {
640
compatible = "fsl,p2041-pcie", "fsl,qoriq-pcie-v2.2";
643
#address-cells = <3>;
644
bus-range = <0 0xff>;
645
clock-frequency = <33333333>;
647
interrupts = <16 2 1 14>;
650
#interrupt-cells = <1>;
652
#address-cells = <3>;
654
interrupts = <16 2 1 14>;
655
interrupt-map-mask = <0xf800 0 0 7>;
658
0000 0 0 1 &mpic 41 1 0 0
659
0000 0 0 2 &mpic 5 1 0 0
660
0000 0 0 3 &mpic 6 1 0 0
661
0000 0 0 4 &mpic 7 1 0 0
666
pci2: pcie@ffe202000 {
667
compatible = "fsl,p2041-pcie", "fsl,qoriq-pcie-v2.2";
670
#address-cells = <3>;
671
bus-range = <0x0 0xff>;
672
clock-frequency = <33333333>;
674
interrupts = <16 2 1 13>;
677
#interrupt-cells = <1>;
679
#address-cells = <3>;
681
interrupts = <16 2 1 13>;
682
interrupt-map-mask = <0xf800 0 0 7>;
685
0000 0 0 1 &mpic 42 1 0 0
686
0000 0 0 2 &mpic 9 1 0 0
687
0000 0 0 3 &mpic 10 1 0 0
688
0000 0 0 4 &mpic 11 1 0 0