2
* Copyright 2009 Advanced Micro Devices, Inc.
3
* Copyright 2009 Red Hat Inc.
5
* Permission is hereby granted, free of charge, to any person obtaining a
6
* copy of this software and associated documentation files (the "Software"),
7
* to deal in the Software without restriction, including without limitation
8
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
9
* and/or sell copies of the Software, and to permit persons to whom the
10
* Software is furnished to do so, subject to the following conditions:
12
* The above copyright notice and this permission notice shall be included in
13
* all copies or substantial portions of the Software.
15
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21
* OTHER DEALINGS IN THE SOFTWARE.
23
* Authors: Dave Airlie
30
#define R7XX_MAX_SH_GPRS 256
31
#define R7XX_MAX_TEMP_GPRS 16
32
#define R7XX_MAX_SH_THREADS 256
33
#define R7XX_MAX_SH_STACK_ENTRIES 4096
34
#define R7XX_MAX_BACKENDS 8
35
#define R7XX_MAX_BACKENDS_MASK 0xff
36
#define R7XX_MAX_SIMDS 16
37
#define R7XX_MAX_SIMDS_MASK 0xffff
38
#define R7XX_MAX_PIPES 8
39
#define R7XX_MAX_PIPES_MASK 0xff
42
#define CB_COLOR0_BASE 0x28040
43
#define CB_COLOR1_BASE 0x28044
44
#define CB_COLOR2_BASE 0x28048
45
#define CB_COLOR3_BASE 0x2804C
46
#define CB_COLOR4_BASE 0x28050
47
#define CB_COLOR5_BASE 0x28054
48
#define CB_COLOR6_BASE 0x28058
49
#define CB_COLOR7_BASE 0x2805C
50
#define CB_COLOR7_FRAG 0x280FC
52
#define CC_GC_SHADER_PIPE_CONFIG 0x8950
53
#define CC_RB_BACKEND_DISABLE 0x98F4
54
#define BACKEND_DISABLE(x) ((x) << 16)
55
#define CC_SYS_RB_BACKEND_DISABLE 0x3F88
57
#define CGTS_SYS_TCC_DISABLE 0x3F90
58
#define CGTS_TCC_DISABLE 0x9148
59
#define CGTS_USER_SYS_TCC_DISABLE 0x3F94
60
#define CGTS_USER_TCC_DISABLE 0x914C
62
#define CONFIG_MEMSIZE 0x5428
64
#define CP_ME_CNTL 0x86D8
65
#define CP_ME_HALT (1<<28)
66
#define CP_PFP_HALT (1<<26)
67
#define CP_ME_RAM_DATA 0xC160
68
#define CP_ME_RAM_RADDR 0xC158
69
#define CP_ME_RAM_WADDR 0xC15C
70
#define CP_MEQ_THRESHOLDS 0x8764
71
#define STQ_SPLIT(x) ((x) << 0)
72
#define CP_PERFMON_CNTL 0x87FC
73
#define CP_PFP_UCODE_ADDR 0xC150
74
#define CP_PFP_UCODE_DATA 0xC154
75
#define CP_QUEUE_THRESHOLDS 0x8760
76
#define ROQ_IB1_START(x) ((x) << 0)
77
#define ROQ_IB2_START(x) ((x) << 8)
78
#define CP_RB_CNTL 0xC104
79
#define RB_BUFSZ(x) ((x) << 0)
80
#define RB_BLKSZ(x) ((x) << 8)
81
#define RB_NO_UPDATE (1 << 27)
82
#define RB_RPTR_WR_ENA (1 << 31)
83
#define BUF_SWAP_32BIT (2 << 16)
84
#define CP_RB_RPTR 0x8700
85
#define CP_RB_RPTR_ADDR 0xC10C
86
#define CP_RB_RPTR_ADDR_HI 0xC110
87
#define CP_RB_RPTR_WR 0xC108
88
#define CP_RB_WPTR 0xC114
89
#define CP_RB_WPTR_ADDR 0xC118
90
#define CP_RB_WPTR_ADDR_HI 0xC11C
91
#define CP_RB_WPTR_DELAY 0x8704
92
#define CP_SEM_WAIT_TIMER 0x85BC
94
#define DB_DEBUG3 0x98B0
95
#define DB_CLK_OFF_DELAY(x) ((x) << 11)
96
#define DB_DEBUG4 0x9B8C
97
#define DISABLE_TILE_COVERED_FOR_PS_ITER (1 << 6)
99
#define DCP_TILING_CONFIG 0x6CA0
100
#define PIPE_TILING(x) ((x) << 1)
101
#define BANK_TILING(x) ((x) << 4)
102
#define GROUP_SIZE(x) ((x) << 6)
103
#define ROW_TILING(x) ((x) << 8)
104
#define BANK_SWAPS(x) ((x) << 11)
105
#define SAMPLE_SPLIT(x) ((x) << 14)
106
#define BACKEND_MAP(x) ((x) << 16)
108
#define GB_TILING_CONFIG 0x98F0
110
#define GC_USER_SHADER_PIPE_CONFIG 0x8954
111
#define INACTIVE_QD_PIPES(x) ((x) << 8)
112
#define INACTIVE_QD_PIPES_MASK 0x0000FF00
113
#define INACTIVE_SIMDS(x) ((x) << 16)
114
#define INACTIVE_SIMDS_MASK 0x00FF0000
116
#define GRBM_CNTL 0x8000
117
#define GRBM_READ_TIMEOUT(x) ((x) << 0)
118
#define GRBM_SOFT_RESET 0x8020
119
#define SOFT_RESET_CP (1<<0)
120
#define GRBM_STATUS 0x8010
121
#define CMDFIFO_AVAIL_MASK 0x0000000F
122
#define GUI_ACTIVE (1<<31)
123
#define GRBM_STATUS2 0x8014
125
#define CG_MULT_THERMAL_STATUS 0x740
126
#define ASIC_T(x) ((x) << 16)
127
#define ASIC_T_MASK 0x3FF0000
128
#define ASIC_T_SHIFT 16
130
#define HDP_HOST_PATH_CNTL 0x2C00
131
#define HDP_NONSURFACE_BASE 0x2C04
132
#define HDP_NONSURFACE_INFO 0x2C08
133
#define HDP_NONSURFACE_SIZE 0x2C0C
134
#define HDP_REG_COHERENCY_FLUSH_CNTL 0x54A0
135
#define HDP_TILING_CONFIG 0x2F3C
136
#define HDP_DEBUG1 0x2F34
138
#define MC_SHARED_CHMAP 0x2004
139
#define NOOFCHAN_SHIFT 12
140
#define NOOFCHAN_MASK 0x00003000
141
#define MC_SHARED_CHREMAP 0x2008
143
#define MC_ARB_RAMCFG 0x2760
144
#define NOOFBANK_SHIFT 0
145
#define NOOFBANK_MASK 0x00000003
146
#define NOOFRANK_SHIFT 2
147
#define NOOFRANK_MASK 0x00000004
148
#define NOOFROWS_SHIFT 3
149
#define NOOFROWS_MASK 0x00000038
150
#define NOOFCOLS_SHIFT 6
151
#define NOOFCOLS_MASK 0x000000C0
152
#define CHANSIZE_SHIFT 8
153
#define CHANSIZE_MASK 0x00000100
154
#define BURSTLENGTH_SHIFT 9
155
#define BURSTLENGTH_MASK 0x00000200
156
#define CHANSIZE_OVERRIDE (1 << 11)
157
#define MC_VM_AGP_TOP 0x2028
158
#define MC_VM_AGP_BOT 0x202C
159
#define MC_VM_AGP_BASE 0x2030
160
#define MC_VM_FB_LOCATION 0x2024
161
#define MC_VM_MB_L1_TLB0_CNTL 0x2234
162
#define MC_VM_MB_L1_TLB1_CNTL 0x2238
163
#define MC_VM_MB_L1_TLB2_CNTL 0x223C
164
#define MC_VM_MB_L1_TLB3_CNTL 0x2240
165
#define ENABLE_L1_TLB (1 << 0)
166
#define ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)
167
#define SYSTEM_ACCESS_MODE_PA_ONLY (0 << 3)
168
#define SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 3)
169
#define SYSTEM_ACCESS_MODE_IN_SYS (2 << 3)
170
#define SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 3)
171
#define SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5)
172
#define EFFECTIVE_L1_TLB_SIZE(x) ((x)<<15)
173
#define EFFECTIVE_L1_QUEUE_SIZE(x) ((x)<<18)
174
#define MC_VM_MD_L1_TLB0_CNTL 0x2654
175
#define MC_VM_MD_L1_TLB1_CNTL 0x2658
176
#define MC_VM_MD_L1_TLB2_CNTL 0x265C
177
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203C
178
#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038
179
#define MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034
181
#define PA_CL_ENHANCE 0x8A14
182
#define CLIP_VTX_REORDER_ENA (1 << 0)
183
#define NUM_CLIP_SEQ(x) ((x) << 1)
184
#define PA_SC_AA_CONFIG 0x28C04
185
#define PA_SC_CLIPRECT_RULE 0x2820C
186
#define PA_SC_EDGERULE 0x28230
187
#define PA_SC_FIFO_SIZE 0x8BCC
188
#define SC_PRIM_FIFO_SIZE(x) ((x) << 0)
189
#define SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 12)
190
#define PA_SC_FORCE_EOV_MAX_CNTS 0x8B24
191
#define FORCE_EOV_MAX_CLK_CNT(x) ((x)<<0)
192
#define FORCE_EOV_MAX_REZ_CNT(x) ((x)<<16)
193
#define PA_SC_LINE_STIPPLE 0x28A0C
194
#define PA_SC_LINE_STIPPLE_STATE 0x8B10
195
#define PA_SC_MODE_CNTL 0x28A4C
196
#define PA_SC_MULTI_CHIP_CNTL 0x8B20
197
#define SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 20)
199
#define SCRATCH_REG0 0x8500
200
#define SCRATCH_REG1 0x8504
201
#define SCRATCH_REG2 0x8508
202
#define SCRATCH_REG3 0x850C
203
#define SCRATCH_REG4 0x8510
204
#define SCRATCH_REG5 0x8514
205
#define SCRATCH_REG6 0x8518
206
#define SCRATCH_REG7 0x851C
207
#define SCRATCH_UMSK 0x8540
208
#define SCRATCH_ADDR 0x8544
210
#define SMX_DC_CTL0 0xA020
211
#define USE_HASH_FUNCTION (1 << 0)
212
#define CACHE_DEPTH(x) ((x) << 1)
213
#define FLUSH_ALL_ON_EVENT (1 << 10)
214
#define STALL_ON_EVENT (1 << 11)
215
#define SMX_EVENT_CTL 0xA02C
216
#define ES_FLUSH_CTL(x) ((x) << 0)
217
#define GS_FLUSH_CTL(x) ((x) << 3)
218
#define ACK_FLUSH_CTL(x) ((x) << 6)
219
#define SYNC_FLUSH_CTL (1 << 8)
221
#define SPI_CONFIG_CNTL 0x9100
222
#define GPR_WRITE_PRIORITY(x) ((x) << 0)
223
#define DISABLE_INTERP_1 (1 << 5)
224
#define SPI_CONFIG_CNTL_1 0x913C
225
#define VTX_DONE_DELAY(x) ((x) << 0)
226
#define INTERP_ONE_PRIM_PER_ROW (1 << 4)
227
#define SPI_INPUT_Z 0x286D8
228
#define SPI_PS_IN_CONTROL_0 0x286CC
229
#define NUM_INTERP(x) ((x)<<0)
230
#define POSITION_ENA (1<<8)
231
#define POSITION_CENTROID (1<<9)
232
#define POSITION_ADDR(x) ((x)<<10)
233
#define PARAM_GEN(x) ((x)<<15)
234
#define PARAM_GEN_ADDR(x) ((x)<<19)
235
#define BARYC_SAMPLE_CNTL(x) ((x)<<26)
236
#define PERSP_GRADIENT_ENA (1<<28)
237
#define LINEAR_GRADIENT_ENA (1<<29)
238
#define POSITION_SAMPLE (1<<30)
239
#define BARYC_AT_SAMPLE_ENA (1<<31)
241
#define SQ_CONFIG 0x8C00
242
#define VC_ENABLE (1 << 0)
243
#define EXPORT_SRC_C (1 << 1)
244
#define DX9_CONSTS (1 << 2)
245
#define ALU_INST_PREFER_VECTOR (1 << 3)
246
#define DX10_CLAMP (1 << 4)
247
#define CLAUSE_SEQ_PRIO(x) ((x) << 8)
248
#define PS_PRIO(x) ((x) << 24)
249
#define VS_PRIO(x) ((x) << 26)
250
#define GS_PRIO(x) ((x) << 28)
251
#define SQ_DYN_GPR_SIZE_SIMD_AB_0 0x8DB0
252
#define SIMDA_RING0(x) ((x)<<0)
253
#define SIMDA_RING1(x) ((x)<<8)
254
#define SIMDB_RING0(x) ((x)<<16)
255
#define SIMDB_RING1(x) ((x)<<24)
256
#define SQ_DYN_GPR_SIZE_SIMD_AB_1 0x8DB4
257
#define SQ_DYN_GPR_SIZE_SIMD_AB_2 0x8DB8
258
#define SQ_DYN_GPR_SIZE_SIMD_AB_3 0x8DBC
259
#define SQ_DYN_GPR_SIZE_SIMD_AB_4 0x8DC0
260
#define SQ_DYN_GPR_SIZE_SIMD_AB_5 0x8DC4
261
#define SQ_DYN_GPR_SIZE_SIMD_AB_6 0x8DC8
262
#define SQ_DYN_GPR_SIZE_SIMD_AB_7 0x8DCC
263
#define ES_PRIO(x) ((x) << 30)
264
#define SQ_GPR_RESOURCE_MGMT_1 0x8C04
265
#define NUM_PS_GPRS(x) ((x) << 0)
266
#define NUM_VS_GPRS(x) ((x) << 16)
267
#define DYN_GPR_ENABLE (1 << 27)
268
#define NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28)
269
#define SQ_GPR_RESOURCE_MGMT_2 0x8C08
270
#define NUM_GS_GPRS(x) ((x) << 0)
271
#define NUM_ES_GPRS(x) ((x) << 16)
272
#define SQ_MS_FIFO_SIZES 0x8CF0
273
#define CACHE_FIFO_SIZE(x) ((x) << 0)
274
#define FETCH_FIFO_HIWATER(x) ((x) << 8)
275
#define DONE_FIFO_HIWATER(x) ((x) << 16)
276
#define ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24)
277
#define SQ_STACK_RESOURCE_MGMT_1 0x8C10
278
#define NUM_PS_STACK_ENTRIES(x) ((x) << 0)
279
#define NUM_VS_STACK_ENTRIES(x) ((x) << 16)
280
#define SQ_STACK_RESOURCE_MGMT_2 0x8C14
281
#define NUM_GS_STACK_ENTRIES(x) ((x) << 0)
282
#define NUM_ES_STACK_ENTRIES(x) ((x) << 16)
283
#define SQ_THREAD_RESOURCE_MGMT 0x8C0C
284
#define NUM_PS_THREADS(x) ((x) << 0)
285
#define NUM_VS_THREADS(x) ((x) << 8)
286
#define NUM_GS_THREADS(x) ((x) << 16)
287
#define NUM_ES_THREADS(x) ((x) << 24)
289
#define SX_DEBUG_1 0x9058
290
#define ENABLE_NEW_SMX_ADDRESS (1 << 16)
291
#define SX_EXPORT_BUFFER_SIZES 0x900C
292
#define COLOR_BUFFER_SIZE(x) ((x) << 0)
293
#define POSITION_BUFFER_SIZE(x) ((x) << 8)
294
#define SMX_BUFFER_SIZE(x) ((x) << 16)
295
#define SX_MISC 0x28350
297
#define TA_CNTL_AUX 0x9508
298
#define DISABLE_CUBE_WRAP (1 << 0)
299
#define DISABLE_CUBE_ANISO (1 << 1)
300
#define SYNC_GRADIENT (1 << 24)
301
#define SYNC_WALKER (1 << 25)
302
#define SYNC_ALIGNER (1 << 26)
303
#define BILINEAR_PRECISION_6_BIT (0 << 31)
304
#define BILINEAR_PRECISION_8_BIT (1 << 31)
306
#define TCP_CNTL 0x9610
307
#define TCP_CHAN_STEER 0x9614
309
#define VGT_CACHE_INVALIDATION 0x88C4
310
#define CACHE_INVALIDATION(x) ((x)<<0)
314
#define AUTO_INVLD_EN(x) ((x) << 6)
318
#define ES_AND_GS_AUTO 3
319
#define VGT_ES_PER_GS 0x88CC
320
#define VGT_GS_PER_ES 0x88C8
321
#define VGT_GS_PER_VS 0x88E8
322
#define VGT_GS_VERTEX_REUSE 0x88D4
323
#define VGT_NUM_INSTANCES 0x8974
324
#define VGT_OUT_DEALLOC_CNTL 0x28C5C
325
#define DEALLOC_DIST_MASK 0x0000007F
326
#define VGT_STRMOUT_EN 0x28AB0
327
#define VGT_VERTEX_REUSE_BLOCK_CNTL 0x28C58
328
#define VTX_REUSE_DEPTH_MASK 0x000000FF
330
#define VM_CONTEXT0_CNTL 0x1410
331
#define ENABLE_CONTEXT (1 << 0)
332
#define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1)
333
#define RANGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 4)
334
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153C
335
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157C
336
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155C
337
#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x1518
338
#define VM_L2_CNTL 0x1400
339
#define ENABLE_L2_CACHE (1 << 0)
340
#define ENABLE_L2_FRAGMENT_PROCESSING (1 << 1)
341
#define ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE (1 << 9)
342
#define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 14)
343
#define VM_L2_CNTL2 0x1404
344
#define INVALIDATE_ALL_L1_TLBS (1 << 0)
345
#define INVALIDATE_L2_CACHE (1 << 1)
346
#define VM_L2_CNTL3 0x1408
347
#define BANK_SELECT(x) ((x) << 0)
348
#define CACHE_UPDATE_MODE(x) ((x) << 6)
349
#define VM_L2_STATUS 0x140C
350
#define L2_BUSY (1 << 0)
352
#define WAIT_UNTIL 0x8040
354
#define SRBM_STATUS 0x0E50
356
#define D1GRPH_PRIMARY_SURFACE_ADDRESS 0x6110
357
#define D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x6914
358
#define D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x6114
359
#define D1GRPH_SECONDARY_SURFACE_ADDRESS 0x6118
360
#define D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x691c
361
#define D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x611c
363
/* PCIE link stuff */
364
#define PCIE_LC_TRAINING_CNTL 0xa1 /* PCIE_P */
365
#define PCIE_LC_LINK_WIDTH_CNTL 0xa2 /* PCIE_P */
366
# define LC_LINK_WIDTH_SHIFT 0
367
# define LC_LINK_WIDTH_MASK 0x7
368
# define LC_LINK_WIDTH_X0 0
369
# define LC_LINK_WIDTH_X1 1
370
# define LC_LINK_WIDTH_X2 2
371
# define LC_LINK_WIDTH_X4 3
372
# define LC_LINK_WIDTH_X8 4
373
# define LC_LINK_WIDTH_X16 6
374
# define LC_LINK_WIDTH_RD_SHIFT 4
375
# define LC_LINK_WIDTH_RD_MASK 0x70
376
# define LC_RECONFIG_ARC_MISSING_ESCAPE (1 << 7)
377
# define LC_RECONFIG_NOW (1 << 8)
378
# define LC_RENEGOTIATION_SUPPORT (1 << 9)
379
# define LC_RENEGOTIATE_EN (1 << 10)
380
# define LC_SHORT_RECONFIG_EN (1 << 11)
381
# define LC_UPCONFIGURE_SUPPORT (1 << 12)
382
# define LC_UPCONFIGURE_DIS (1 << 13)
383
#define PCIE_LC_SPEED_CNTL 0xa4 /* PCIE_P */
384
# define LC_GEN2_EN_STRAP (1 << 0)
385
# define LC_TARGET_LINK_SPEED_OVERRIDE_EN (1 << 1)
386
# define LC_FORCE_EN_HW_SPEED_CHANGE (1 << 5)
387
# define LC_FORCE_DIS_HW_SPEED_CHANGE (1 << 6)
388
# define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK (0x3 << 8)
389
# define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT 3
390
# define LC_CURRENT_DATA_RATE (1 << 11)
391
# define LC_VOLTAGE_TIMER_SEL_MASK (0xf << 14)
392
# define LC_CLR_FAILED_SPD_CHANGE_CNT (1 << 21)
393
# define LC_OTHER_SIDE_EVER_SENT_GEN2 (1 << 23)
394
# define LC_OTHER_SIDE_SUPPORTS_GEN2 (1 << 24)
395
#define MM_CFGREGS_CNTL 0x544c
396
# define MM_WR_TO_CFG_EN (1 << 3)
397
#define LINK_CNTL2 0x88 /* F0 */
398
# define TARGET_LINK_SPEED_MASK (0xf << 0)
399
# define SELECTABLE_DEEMPHASIS (1 << 6)