2
* Copyright (C) 1995,2001 Compaq Computer Corporation
3
* Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
4
* Copyright (C) 2001 IBM Corp.
5
* Copyright (C) 2003-2004 Intel Corporation
6
* (c) Copyright 2009 Hewlett-Packard Development Company, L.P.
10
* This program is free software; you can redistribute it and/or modify
11
* it under the terms of the GNU General Public License as published by
12
* the Free Software Foundation; either version 2 of the License, or (at
13
* your option) any later version.
15
* This program is distributed in the hope that it will be useful, but
16
* WITHOUT ANY WARRANTY; without even the implied warranty of
17
* MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
18
* NON INFRINGEMENT. See the GNU General Public License for more
21
* You should have received a copy of the GNU General Public License
22
* along with this program; if not, write to the Free Software
23
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
26
#include <linux/pci.h>
27
#include <linux/export.h>
28
#include <linux/pci_hotplug.h>
30
static struct hpp_type0 pci_default_type0 = {
33
.latency_timer = 0x40,
38
static void program_hpp_type0(struct pci_dev *dev, struct hpp_type0 *hpp)
40
u16 pci_cmd, pci_bctl;
44
* Perhaps we *should* use default settings for PCIe, but
45
* pciehp didn't, so we won't either.
49
dev_info(&dev->dev, "using default PCI settings\n");
50
hpp = &pci_default_type0;
53
if (hpp->revision > 1) {
55
"PCI settings rev %d not supported; using defaults\n",
57
hpp = &pci_default_type0;
60
pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, hpp->cache_line_size);
61
pci_write_config_byte(dev, PCI_LATENCY_TIMER, hpp->latency_timer);
62
pci_read_config_word(dev, PCI_COMMAND, &pci_cmd);
64
pci_cmd |= PCI_COMMAND_SERR;
66
pci_cmd &= ~PCI_COMMAND_SERR;
68
pci_cmd |= PCI_COMMAND_PARITY;
70
pci_cmd &= ~PCI_COMMAND_PARITY;
71
pci_write_config_word(dev, PCI_COMMAND, pci_cmd);
73
/* Program bridge control value */
74
if ((dev->class >> 8) == PCI_CLASS_BRIDGE_PCI) {
75
pci_write_config_byte(dev, PCI_SEC_LATENCY_TIMER,
77
pci_read_config_word(dev, PCI_BRIDGE_CONTROL, &pci_bctl);
79
pci_bctl |= PCI_BRIDGE_CTL_SERR;
81
pci_bctl &= ~PCI_BRIDGE_CTL_SERR;
83
pci_bctl |= PCI_BRIDGE_CTL_PARITY;
85
pci_bctl &= ~PCI_BRIDGE_CTL_PARITY;
86
pci_write_config_word(dev, PCI_BRIDGE_CONTROL, pci_bctl);
90
static void program_hpp_type1(struct pci_dev *dev, struct hpp_type1 *hpp)
93
dev_warn(&dev->dev, "PCI-X settings not supported\n");
96
static void program_hpp_type2(struct pci_dev *dev, struct hpp_type2 *hpp)
105
/* Find PCI Express capability */
106
pos = pci_pcie_cap(dev);
110
if (hpp->revision > 1) {
111
dev_warn(&dev->dev, "PCIe settings rev %d not supported\n",
116
/* Initialize Device Control Register */
117
pci_read_config_word(dev, pos + PCI_EXP_DEVCTL, ®16);
118
reg16 = (reg16 & hpp->pci_exp_devctl_and) | hpp->pci_exp_devctl_or;
119
pci_write_config_word(dev, pos + PCI_EXP_DEVCTL, reg16);
121
/* Initialize Link Control Register */
122
if (dev->subordinate) {
123
pci_read_config_word(dev, pos + PCI_EXP_LNKCTL, ®16);
124
reg16 = (reg16 & hpp->pci_exp_lnkctl_and)
125
| hpp->pci_exp_lnkctl_or;
126
pci_write_config_word(dev, pos + PCI_EXP_LNKCTL, reg16);
129
/* Find Advanced Error Reporting Enhanced Capability */
130
pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_ERR);
134
/* Initialize Uncorrectable Error Mask Register */
135
pci_read_config_dword(dev, pos + PCI_ERR_UNCOR_MASK, ®32);
136
reg32 = (reg32 & hpp->unc_err_mask_and) | hpp->unc_err_mask_or;
137
pci_write_config_dword(dev, pos + PCI_ERR_UNCOR_MASK, reg32);
139
/* Initialize Uncorrectable Error Severity Register */
140
pci_read_config_dword(dev, pos + PCI_ERR_UNCOR_SEVER, ®32);
141
reg32 = (reg32 & hpp->unc_err_sever_and) | hpp->unc_err_sever_or;
142
pci_write_config_dword(dev, pos + PCI_ERR_UNCOR_SEVER, reg32);
144
/* Initialize Correctable Error Mask Register */
145
pci_read_config_dword(dev, pos + PCI_ERR_COR_MASK, ®32);
146
reg32 = (reg32 & hpp->cor_err_mask_and) | hpp->cor_err_mask_or;
147
pci_write_config_dword(dev, pos + PCI_ERR_COR_MASK, reg32);
149
/* Initialize Advanced Error Capabilities and Control Register */
150
pci_read_config_dword(dev, pos + PCI_ERR_CAP, ®32);
151
reg32 = (reg32 & hpp->adv_err_cap_and) | hpp->adv_err_cap_or;
152
pci_write_config_dword(dev, pos + PCI_ERR_CAP, reg32);
155
* FIXME: The following two registers are not supported yet.
157
* o Secondary Uncorrectable Error Severity Register
158
* o Secondary Uncorrectable Error Mask Register
162
void pci_configure_slot(struct pci_dev *dev)
164
struct pci_dev *cdev;
165
struct hotplug_params hpp;
168
if (!(dev->hdr_type == PCI_HEADER_TYPE_NORMAL ||
169
(dev->hdr_type == PCI_HEADER_TYPE_BRIDGE &&
170
(dev->class >> 8) == PCI_CLASS_BRIDGE_PCI)))
173
if (dev->bus && dev->bus->self)
174
pcie_bus_configure_settings(dev->bus,
175
dev->bus->self->pcie_mpss);
177
memset(&hpp, 0, sizeof(hpp));
178
ret = pci_get_hp_params(dev, &hpp);
180
dev_warn(&dev->dev, "no hotplug settings from platform\n");
182
program_hpp_type2(dev, hpp.t2);
183
program_hpp_type1(dev, hpp.t1);
184
program_hpp_type0(dev, hpp.t0);
186
if (dev->subordinate) {
187
list_for_each_entry(cdev, &dev->subordinate->devices,
189
pci_configure_slot(cdev);
192
EXPORT_SYMBOL_GPL(pci_configure_slot);