2
* Support for indirect PCI bridges.
4
* Copyright (C) 1998 Gabriel Paubert.
6
* This program is free software; you can redistribute it and/or
7
* modify it under the terms of the GNU General Public License
8
* as published by the Free Software Foundation; either version
9
* 2 of the License, or (at your option) any later version.
12
#include <linux/kernel.h>
13
#include <linux/pci.h>
14
#include <linux/delay.h>
15
#include <linux/string.h>
16
#include <linux/init.h>
20
#include <asm/pci-bridge.h>
23
indirect_read_config(struct pci_bus *bus, unsigned int devfn, int offset,
26
struct pci_controller *hose = pci_bus_to_host(bus);
27
volatile void __iomem *cfg_data;
31
if (hose->indirect_type & INDIRECT_TYPE_NO_PCIE_LINK) {
32
if (bus->number != hose->first_busno)
33
return PCIBIOS_DEVICE_NOT_FOUND;
35
return PCIBIOS_DEVICE_NOT_FOUND;
38
if (hose->indirect_type & INDIRECT_TYPE_SET_CFG_TYPE)
39
if (bus->number != hose->first_busno)
42
bus_no = (bus->number == hose->first_busno) ?
43
hose->self_busno : bus->number;
45
if (hose->indirect_type & INDIRECT_TYPE_EXT_REG)
46
reg = ((offset & 0xf00) << 16) | (offset & 0xfc);
48
reg = offset & 0xfc; /* Only 3 bits for function */
50
if (hose->indirect_type & INDIRECT_TYPE_BIG_ENDIAN)
51
out_be32(hose->cfg_addr, (0x80000000 | (bus_no << 16) |
52
(devfn << 8) | reg | cfg_type));
54
out_le32(hose->cfg_addr, (0x80000000 | (bus_no << 16) |
55
(devfn << 8) | reg | cfg_type));
58
* Note: the caller has already checked that offset is
59
* suitably aligned and that len is 1, 2 or 4.
61
cfg_data = hose->cfg_data + (offset & 3); /* Only 3 bits for function */
64
*val = in_8(cfg_data);
67
*val = in_le16(cfg_data);
70
*val = in_le32(cfg_data);
73
return PCIBIOS_SUCCESSFUL;
77
indirect_write_config(struct pci_bus *bus, unsigned int devfn, int offset,
80
struct pci_controller *hose = pci_bus_to_host(bus);
81
volatile void __iomem *cfg_data;
85
if (hose->indirect_type & INDIRECT_TYPE_NO_PCIE_LINK) {
86
if (bus->number != hose->first_busno)
87
return PCIBIOS_DEVICE_NOT_FOUND;
89
return PCIBIOS_DEVICE_NOT_FOUND;
92
if (hose->indirect_type & INDIRECT_TYPE_SET_CFG_TYPE)
93
if (bus->number != hose->first_busno)
96
bus_no = (bus->number == hose->first_busno) ?
97
hose->self_busno : bus->number;
99
if (hose->indirect_type & INDIRECT_TYPE_EXT_REG)
100
reg = ((offset & 0xf00) << 16) | (offset & 0xfc);
104
if (hose->indirect_type & INDIRECT_TYPE_BIG_ENDIAN)
105
out_be32(hose->cfg_addr, (0x80000000 | (bus_no << 16) |
106
(devfn << 8) | reg | cfg_type));
108
out_le32(hose->cfg_addr, (0x80000000 | (bus_no << 16) |
109
(devfn << 8) | reg | cfg_type));
111
/* suppress setting of PCI_PRIMARY_BUS */
112
if (hose->indirect_type & INDIRECT_TYPE_SURPRESS_PRIMARY_BUS)
113
if ((offset == PCI_PRIMARY_BUS) &&
114
(bus->number == hose->first_busno))
117
/* Workaround for PCI_28 Errata in 440EPx/GRx */
118
if ((hose->indirect_type & INDIRECT_TYPE_BROKEN_MRM) &&
119
offset == PCI_CACHE_LINE_SIZE) {
124
* Note: the caller has already checked that offset is
125
* suitably aligned and that len is 1, 2 or 4.
127
cfg_data = hose->cfg_data + (offset & 3);
130
out_8(cfg_data, val);
133
out_le16(cfg_data, val);
136
out_le32(cfg_data, val);
140
return PCIBIOS_SUCCESSFUL;
143
static struct pci_ops indirect_pci_ops = {
144
.read = indirect_read_config,
145
.write = indirect_write_config,
149
setup_indirect_pci(struct pci_controller *hose,
150
resource_size_t cfg_addr,
151
resource_size_t cfg_data, u32 flags)
153
resource_size_t base = cfg_addr & PAGE_MASK;
156
mbase = ioremap(base, PAGE_SIZE);
157
hose->cfg_addr = mbase + (cfg_addr & ~PAGE_MASK);
158
if ((cfg_data & PAGE_MASK) != base)
159
mbase = ioremap(cfg_data & PAGE_MASK, PAGE_SIZE);
160
hose->cfg_data = mbase + (cfg_data & ~PAGE_MASK);
161
hose->ops = &indirect_pci_ops;
162
hose->indirect_type = flags;