2
* Device Tree Source for IFM PDM360NG.
4
* Copyright 2009 - 2010 DENX Software Engineering.
5
* Anatolij Gustschin <agust@denx.de>
7
* Based on MPC5121E ADS dts.
8
* Copyright 2008 Freescale Semiconductor Inc.
10
* This program is free software; you can redistribute it and/or modify it
11
* under the terms of the GNU General Public License as published by the
12
* Free Software Foundation; either version 2 of the License, or (at your
13
* option) any later version.
20
compatible = "ifm,pdm360ng";
23
interrupt-parent = <&ipic>;
36
d-cache-line-size = <0x20>; // 32 bytes
37
i-cache-line-size = <0x20>; // 32 bytes
38
d-cache-size = <0x8000>; // L1, 32K
39
i-cache-size = <0x8000>; // L1, 32K
40
timebase-frequency = <49500000>;// 49.5 MHz (csb/4)
41
bus-frequency = <198000000>; // 198 MHz csb bus
42
clock-frequency = <396000000>; // 396 MHz ppc core
47
device_type = "memory";
48
reg = <0x00000000 0x20000000>; // 512MB at 0
52
compatible = "fsl,mpc5121-nfc";
53
reg = <0x40000000 0x100000>;
54
interrupts = <0x6 0x8>;
55
#address-cells = <0x1>;
62
reg = <0x0 0x40000000>;
67
compatible = "fsl,mpc5121-sram";
68
reg = <0x50000000 0x20000>; // 128K at 0x50000000
72
compatible = "fsl,mpc5121-localbus";
75
reg = <0x80000020 0x40>;
77
ranges = <0x0 0x0 0xf0000000 0x10000000 /* Flash */
78
0x2 0x0 0x50040000 0x00020000>; /* CS2: MRAM */
81
compatible = "amd,s29gl01gp", "cfi-flash";
82
reg = <0 0x00000000 0x08000000
83
0 0x08000000 0x08000000>;
91
reg = <0x00000000 0x00080000>;
95
label = "environment";
96
reg = <0x00080000 0x00080000>;
100
label = "splash-image";
101
reg = <0x00100000 0x00080000>;
105
label = "device-tree";
106
reg = <0x00180000 0x00040000>;
110
reg = <0x001c0000 0x00500000>;
113
label = "filesystem";
114
reg = <0x006c0000 0x07940000>;
119
compatible = "mtd-ram";
120
reg = <2 0x00000 0x10000>;
125
compatible = "mtd-ram";
126
reg = <2 0x010000 0x10000>;
132
compatible = "fsl,mpc5121-immr";
133
#address-cells = <1>;
135
#interrupt-cells = <2>;
136
ranges = <0x0 0x80000000 0x400000>;
137
reg = <0x80000000 0x400000>;
138
bus-frequency = <66000000>; // 66 MHz ips bus
141
// interrupts cell = <intr #, sense>
142
// sense values match linux IORESOURCE_IRQ_* defines:
143
// sense == 8: Level, low assertion
144
// sense == 2: Edge, high-to-low change
146
ipic: interrupt-controller@c00 {
147
compatible = "fsl,mpc5121-ipic", "fsl,ipic";
148
interrupt-controller;
149
#address-cells = <0>;
150
#interrupt-cells = <2>;
154
rtc@a00 { // Real time clock
155
compatible = "fsl,mpc5121-rtc";
157
interrupts = <79 0x8 80 0x8>;
160
reset@e00 { // Reset module
161
compatible = "fsl,mpc5121-reset";
165
clock@f00 { // Clock control
166
compatible = "fsl,mpc5121-clock";
170
pmc@1000{ //Power Management Controller
171
compatible = "fsl,mpc5121-pmc";
172
reg = <0x1000 0x100>;
173
interrupts = <83 0x2>;
177
compatible = "fsl,mpc5121-gpio";
178
reg = <0x1100 0x100>;
179
interrupts = <78 0x8>;
183
compatible = "fsl,mpc5121-mscan";
184
interrupts = <12 0x8>;
189
compatible = "fsl,mpc5121-mscan";
190
interrupts = <13 0x8>;
195
#address-cells = <1>;
197
compatible = "fsl,mpc5121-i2c";
199
interrupts = <0x9 0x8>;
200
fsl,preserve-clocking;
203
compatible = "at,24c01";
208
compatible = "stm,m41t00";
214
#address-cells = <1>;
216
compatible = "fsl,mpc5121-i2c";
218
interrupts = <0xb 0x8>;
219
fsl,preserve-clocking;
223
compatible = "fsl,mpc5121-i2c-ctrl";
228
compatible = "fsl,mpc5121-axe";
229
reg = <0x2000 0x100>;
230
interrupts = <42 0x8>;
234
compatible = "fsl,mpc5121-diu";
235
reg = <0x2100 0x100>;
236
interrupts = <64 0x8>;
240
compatible = "fsl,mpc5121-mscan";
241
interrupts = <90 0x8>;
246
compatible = "fsl,mpc5121-mscan";
247
interrupts = <91 0x8>;
252
compatible = "fsl,mpc5121-viu";
253
reg = <0x2400 0x400>;
254
interrupts = <67 0x8>;
258
compatible = "fsl,mpc5121-fec-mdio";
259
reg = <0x2800 0x200>;
260
#address-cells = <1>;
262
phy: ethernet-phy@0 {
263
compatible = "smsc,lan8700";
268
eth0: ethernet@2800 {
269
compatible = "fsl,mpc5121-fec";
270
reg = <0x2800 0x200>;
271
local-mac-address = [ 00 00 00 00 00 00 ];
272
interrupts = <4 0x8>;
273
phy-handle = < &phy >;
276
// USB1 using external ULPI PHY
278
compatible = "fsl,mpc5121-usb2-dr";
279
reg = <0x3000 0x600>;
280
#address-cells = <1>;
282
interrupts = <43 0x8>;
287
// USB0 using internal UTMI PHY
289
compatible = "fsl,mpc5121-usb2-dr";
290
reg = <0x4000 0x600>;
291
#address-cells = <1>;
293
interrupts = <44 0x8>;
295
phy_type = "utmi_wide";
296
fsl,invert-pwr-fault;
301
compatible = "fsl,mpc5121-ioctl";
302
reg = <0xA000 0x1000>;
305
// 512x PSCs are not 52xx PSCs compatible
307
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
309
reg = <0x11000 0x100>;
310
interrupts = <40 0x8>;
311
fsl,rx-fifo-size = <16>;
312
fsl,tx-fifo-size = <16>;
316
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
318
reg = <0x11100 0x100>;
319
interrupts = <40 0x8>;
320
fsl,rx-fifo-size = <16>;
321
fsl,tx-fifo-size = <16>;
325
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
327
reg = <0x11200 0x100>;
328
interrupts = <40 0x8>;
329
fsl,rx-fifo-size = <16>;
330
fsl,tx-fifo-size = <16>;
334
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
336
reg = <0x11300 0x100>;
337
interrupts = <40 0x8>;
338
fsl,rx-fifo-size = <16>;
339
fsl,tx-fifo-size = <16>;
343
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
345
reg = <0x11400 0x100>;
346
interrupts = <40 0x8>;
347
fsl,rx-fifo-size = <16>;
348
fsl,tx-fifo-size = <16>;
352
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
354
reg = <0x11600 0x100>;
355
interrupts = <40 0x8>;
356
fsl,rx-fifo-size = <16>;
357
fsl,tx-fifo-size = <16>;
361
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
363
reg = <0x11800 0x100>;
364
interrupts = <40 0x8>;
365
fsl,rx-fifo-size = <16>;
366
fsl,tx-fifo-size = <16>;
370
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
372
reg = <0x11B00 0x100>;
373
interrupts = <40 0x8>;
374
fsl,rx-fifo-size = <16>;
375
fsl,tx-fifo-size = <16>;
379
compatible = "fsl,mpc5121-psc-fifo";
380
reg = <0x11f00 0x100>;
381
interrupts = <40 0x8>;
385
compatible = "fsl,mpc5121-psc-spi", "fsl,mpc5121-psc";
387
#address-cells = <1>;
389
reg = <0x11900 0x100>;
390
interrupts = <40 0x8>;
391
fsl,rx-fifo-size = <16>;
392
fsl,tx-fifo-size = <16>;
394
// 7845 touch screen controller
396
compatible = "ti,ads7846";
398
spi-max-frequency = <3000000>;
400
interrupts = <78 0x8>;
405
compatible = "fsl,mpc5121-dma";
406
reg = <0x14000 0x1800>;
407
interrupts = <65 0x8>;