2
* linux/arch/arm/mach-at91/irq.c
4
* Copyright (C) 2004 SAN People
5
* Copyright (C) 2004 ATMEL
6
* Copyright (C) Rick Bronson
8
* This program is free software; you can redistribute it and/or modify
9
* it under the terms of the GNU General Public License as published by
10
* the Free Software Foundation; either version 2 of the License, or
11
* (at your option) any later version.
13
* This program is distributed in the hope that it will be useful,
14
* but WITHOUT ANY WARRANTY; without even the implied warranty of
15
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16
* GNU General Public License for more details.
18
* You should have received a copy of the GNU General Public License
19
* along with this program; if not, write to the Free Software
20
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
23
#include <linux/init.h>
24
#include <linux/module.h>
26
#include <linux/types.h>
28
#include <mach/hardware.h>
30
#include <asm/setup.h>
32
#include <asm/mach/arch.h>
33
#include <asm/mach/irq.h>
34
#include <asm/mach/map.h>
37
static void at91_aic_mask_irq(struct irq_data *d)
39
/* Disable interrupt on AIC */
40
at91_sys_write(AT91_AIC_IDCR, 1 << d->irq);
43
static void at91_aic_unmask_irq(struct irq_data *d)
45
/* Enable interrupt on AIC */
46
at91_sys_write(AT91_AIC_IECR, 1 << d->irq);
49
unsigned int at91_extern_irq;
51
#define is_extern_irq(irq) ((1 << (irq)) & at91_extern_irq)
53
static int at91_aic_set_type(struct irq_data *d, unsigned type)
55
unsigned int smr, srctype;
58
case IRQ_TYPE_LEVEL_HIGH:
59
srctype = AT91_AIC_SRCTYPE_HIGH;
61
case IRQ_TYPE_EDGE_RISING:
62
srctype = AT91_AIC_SRCTYPE_RISING;
64
case IRQ_TYPE_LEVEL_LOW:
65
if ((d->irq == AT91_ID_FIQ) || is_extern_irq(d->irq)) /* only supported on external interrupts */
66
srctype = AT91_AIC_SRCTYPE_LOW;
70
case IRQ_TYPE_EDGE_FALLING:
71
if ((d->irq == AT91_ID_FIQ) || is_extern_irq(d->irq)) /* only supported on external interrupts */
72
srctype = AT91_AIC_SRCTYPE_FALLING;
80
smr = at91_sys_read(AT91_AIC_SMR(d->irq)) & ~AT91_AIC_SRCTYPE;
81
at91_sys_write(AT91_AIC_SMR(d->irq), smr | srctype);
90
static int at91_aic_set_wake(struct irq_data *d, unsigned value)
92
if (unlikely(d->irq >= 32))
96
wakeups |= (1 << d->irq);
98
wakeups &= ~(1 << d->irq);
103
void at91_irq_suspend(void)
105
backups = at91_sys_read(AT91_AIC_IMR);
106
at91_sys_write(AT91_AIC_IDCR, backups);
107
at91_sys_write(AT91_AIC_IECR, wakeups);
110
void at91_irq_resume(void)
112
at91_sys_write(AT91_AIC_IDCR, wakeups);
113
at91_sys_write(AT91_AIC_IECR, backups);
117
#define at91_aic_set_wake NULL
120
static struct irq_chip at91_aic_chip = {
122
.irq_ack = at91_aic_mask_irq,
123
.irq_mask = at91_aic_mask_irq,
124
.irq_unmask = at91_aic_unmask_irq,
125
.irq_set_type = at91_aic_set_type,
126
.irq_set_wake = at91_aic_set_wake,
130
* Initialize the AIC interrupt controller.
132
void __init at91_aic_init(unsigned int priority[NR_AIC_IRQS])
137
* The IVR is used by macro get_irqnr_and_base to read and verify.
138
* The irq number is NR_AIC_IRQS when a spurious interrupt has occurred.
140
for (i = 0; i < NR_AIC_IRQS; i++) {
141
/* Put irq number in Source Vector Register: */
142
at91_sys_write(AT91_AIC_SVR(i), i);
143
/* Active Low interrupt, with the specified priority */
144
at91_sys_write(AT91_AIC_SMR(i), AT91_AIC_SRCTYPE_LOW | priority[i]);
146
irq_set_chip_and_handler(i, &at91_aic_chip, handle_level_irq);
147
set_irq_flags(i, IRQF_VALID | IRQF_PROBE);
149
/* Perform 8 End Of Interrupt Command to make sure AIC will not Lock out nIRQ */
151
at91_sys_write(AT91_AIC_EOICR, 0);
155
* Spurious Interrupt ID in Spurious Vector Register is NR_AIC_IRQS
156
* When there is no current interrupt, the IRQ Vector Register reads the value stored in AIC_SPU
158
at91_sys_write(AT91_AIC_SPU, NR_AIC_IRQS);
160
/* No debugging in AIC: Debug (Protect) Control Register */
161
at91_sys_write(AT91_AIC_DCR, 0);
163
/* Disable and clear all interrupts initially */
164
at91_sys_write(AT91_AIC_IDCR, 0xFFFFFFFF);
165
at91_sys_write(AT91_AIC_ICCR, 0xFFFFFFFF);