2
* Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer
3
* Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
4
* Copyright (C) 2003 Red Hat
5
* Copyright (C) 2006-2007 MontaVista Software, Inc. <source@mvista.com>
7
* May be copied or modified under the terms of the GNU General Public License
11
* Publicly available from Intel web site. Errata documentation
12
* is also publicly available. As an aide to anyone hacking on this
13
* driver the list of errata that are relevant is below.going back to
14
* PIIX4. Older device documentation is now a bit tricky to find.
19
* PIIX4 errata #9 - Only on ultra obscure hw
20
* ICH3 errata #13 - Not observed to affect real hw
23
* Things we must deal with
24
* PIIX4 errata #10 - BM IDE hang with non UDMA
25
* (must stop/start dma to recover)
26
* 440MX errata #15 - As PIIX4 errata #10
27
* PIIX4 errata #15 - Must not read control registers
28
* during a PIO transfer
29
* 440MX errata #13 - As PIIX4 errata #15
30
* ICH2 errata #21 - DMA mode 0 doesn't work right
31
* ICH0/1 errata #55 - As ICH2 errata #21
32
* ICH2 spec c #9 - Extra operations needed to handle
33
* drive hotswap [NOT YET SUPPORTED]
34
* ICH2 spec c #20 - IDE PRD must not cross a 64K boundary
35
* and must be dword aligned
36
* ICH2 spec c #24 - UDMA mode 4,5 t85/86 should be 6ns not 3.3
38
* Should have been BIOS fixed:
39
* 450NX: errata #19 - DMA hangs on old 450NX
40
* 450NX: errata #20 - DMA hangs on old 450NX
41
* 450NX: errata #25 - Corruption with DMA on old 450NX
42
* ICH3 errata #15 - IDE deadlock under high load
43
* (BIOS must set dev 31 fn 0 bit 23)
44
* ICH3 errata #18 - Don't use native mode
47
#include <linux/types.h>
48
#include <linux/module.h>
49
#include <linux/kernel.h>
50
#include <linux/pci.h>
51
#include <linux/ide.h>
52
#include <linux/init.h>
56
#define DRV_NAME "piix"
58
static int no_piix_dma;
61
* piix_set_pio_mode - set host controller for PIO mode
65
* Set the interface PIO mode based upon the settings done by AMI BIOS.
68
static void piix_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive)
70
struct pci_dev *dev = to_pci_dev(hwif->dev);
71
int is_slave = drive->dn & 1;
72
int master_port = hwif->channel ? 0x42 : 0x40;
73
int slave_port = 0x44;
77
static DEFINE_SPINLOCK(tune_lock);
79
const u8 pio = drive->pio_mode - XFER_PIO_0;
82
static const u8 timings[][2]= {
90
* Master vs slave is synchronized above us but the slave register is
91
* shared by the two hwifs so the corner case of two slave timeouts in
92
* parallel must be locked.
94
spin_lock_irqsave(&tune_lock, flags);
95
pci_read_config_word(dev, master_port, &master_data);
98
control |= 1; /* Programmable timing on */
99
if (drive->media == ide_disk)
100
control |= 4; /* Prefetch, post write */
101
if (ide_pio_need_iordy(drive, pio))
102
control |= 2; /* IORDY */
104
master_data |= 0x4000;
105
master_data &= ~0x0070;
107
/* Set PPE, IE and TIME */
108
master_data |= control << 4;
110
pci_read_config_byte(dev, slave_port, &slave_data);
111
slave_data &= hwif->channel ? 0x0f : 0xf0;
112
slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) <<
113
(hwif->channel ? 4 : 0);
115
master_data &= ~0x3307;
117
/* enable PPE, IE and TIME */
118
master_data |= control;
120
master_data |= (timings[pio][0] << 12) | (timings[pio][1] << 8);
122
pci_write_config_word(dev, master_port, master_data);
124
pci_write_config_byte(dev, slave_port, slave_data);
125
spin_unlock_irqrestore(&tune_lock, flags);
129
* piix_set_dma_mode - set host controller for DMA mode
133
* Set a PIIX host controller to the desired DMA mode. This involves
134
* programming the right timing data into the PCI configuration space.
137
static void piix_set_dma_mode(ide_hwif_t *hwif, ide_drive_t *drive)
139
struct pci_dev *dev = to_pci_dev(hwif->dev);
140
u8 maslave = hwif->channel ? 0x42 : 0x40;
141
int a_speed = 3 << (drive->dn * 4);
142
int u_flag = 1 << drive->dn;
143
int v_flag = 0x01 << drive->dn;
144
int w_flag = 0x10 << drive->dn;
148
u8 reg48, reg54, reg55;
149
const u8 speed = drive->dma_mode;
151
pci_read_config_word(dev, maslave, ®4042);
152
sitre = (reg4042 & 0x4000) ? 1 : 0;
153
pci_read_config_byte(dev, 0x48, ®48);
154
pci_read_config_word(dev, 0x4a, ®4a);
155
pci_read_config_byte(dev, 0x54, ®54);
156
pci_read_config_byte(dev, 0x55, ®55);
158
if (speed >= XFER_UDMA_0) {
159
u8 udma = speed - XFER_UDMA_0;
161
u_speed = min_t(u8, 2 - (udma & 1), udma) << (drive->dn * 4);
163
if (!(reg48 & u_flag))
164
pci_write_config_byte(dev, 0x48, reg48 | u_flag);
165
if (speed == XFER_UDMA_5) {
166
pci_write_config_byte(dev, 0x55, (u8) reg55|w_flag);
168
pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
170
if ((reg4a & a_speed) != u_speed)
171
pci_write_config_word(dev, 0x4a, (reg4a & ~a_speed) | u_speed);
172
if (speed > XFER_UDMA_2) {
173
if (!(reg54 & v_flag))
174
pci_write_config_byte(dev, 0x54, reg54 | v_flag);
176
pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
178
const u8 mwdma_to_pio[] = { 0, 3, 4 };
181
pci_write_config_byte(dev, 0x48, reg48 & ~u_flag);
183
pci_write_config_word(dev, 0x4a, reg4a & ~a_speed);
185
pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
187
pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
189
if (speed >= XFER_MW_DMA_0)
191
mwdma_to_pio[speed - XFER_MW_DMA_0] + XFER_PIO_0;
193
drive->pio_mode = XFER_PIO_2; /* for SWDMA2 */
195
piix_set_pio_mode(hwif, drive);
200
* init_chipset_ich - set up the ICH chipset
201
* @dev: PCI device to set up
203
* Initialize the PCI device as required. For the ICH this turns
204
* out to be nice and simple.
207
static int init_chipset_ich(struct pci_dev *dev)
211
pci_read_config_dword(dev, 0x54, &extra);
212
pci_write_config_dword(dev, 0x54, extra | 0x400);
218
* ich_clear_irq - clear BMDMA status
221
* ICHx contollers set DMA INTR no matter DMA or PIO.
222
* BMDMA status might need to be cleared even for
223
* PIO interrupts to prevent spurious/lost IRQ.
225
static void ich_clear_irq(ide_drive_t *drive)
227
ide_hwif_t *hwif = drive->hwif;
231
* ide_dma_end() needs BMDMA status for error checking.
232
* So, skip clearing BMDMA status here and leave it
233
* to ide_dma_end() if this is DMA interrupt.
235
if (drive->waiting_for_dma || hwif->dma_base == 0)
238
/* clear the INTR & ERROR bits */
239
dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
240
/* Should we force the bit as well ? */
241
outb(dma_stat, hwif->dma_base + ATA_DMA_STATUS);
251
* List of laptops that use short cables rather than 80 wire
254
static const struct ich_laptop ich_laptop[] = {
255
/* devid, subvendor, subdev */
256
{ 0x27DF, 0x1025, 0x0102 }, /* ICH7 on Acer 5602aWLMi */
257
{ 0x27DF, 0x0005, 0x0280 }, /* ICH7 on Acer 5602WLMi */
258
{ 0x27DF, 0x1025, 0x0110 }, /* ICH7 on Acer 3682WLMi */
259
{ 0x27DF, 0x1043, 0x1267 }, /* ICH7 on Asus W5F */
260
{ 0x27DF, 0x103C, 0x30A1 }, /* ICH7 on HP Compaq nc2400 */
261
{ 0x27DF, 0x1071, 0xD221 }, /* ICH7 on Hercules EC-900 */
262
{ 0x24CA, 0x1025, 0x0061 }, /* ICH4 on Acer Aspire 2023WLMi */
263
{ 0x24CA, 0x1025, 0x003d }, /* ICH4 on ACER TM290 */
264
{ 0x266F, 0x1025, 0x0066 }, /* ICH6 on ACER Aspire 1694WLMi */
265
{ 0x2653, 0x1043, 0x82D8 }, /* ICH6M on Asus Eee 701 */
266
{ 0x27df, 0x104d, 0x900e }, /* ICH7 on Sony TZ-90 */
271
static u8 piix_cable_detect(ide_hwif_t *hwif)
273
struct pci_dev *pdev = to_pci_dev(hwif->dev);
274
const struct ich_laptop *lap = &ich_laptop[0];
275
u8 reg54h = 0, mask = hwif->channel ? 0xc0 : 0x30;
277
/* check for specials */
278
while (lap->device) {
279
if (lap->device == pdev->device &&
280
lap->subvendor == pdev->subsystem_vendor &&
281
lap->subdevice == pdev->subsystem_device) {
282
return ATA_CBL_PATA40_SHORT;
287
pci_read_config_byte(pdev, 0x54, ®54h);
289
return (reg54h & mask) ? ATA_CBL_PATA80 : ATA_CBL_PATA40;
293
* init_hwif_piix - fill in the hwif for the PIIX
294
* @hwif: IDE interface
296
* Set up the ide_hwif_t for the PIIX interface according to the
297
* capabilities of the hardware.
300
static void __devinit init_hwif_piix(ide_hwif_t *hwif)
306
hwif->ultra_mask = hwif->mwdma_mask = hwif->swdma_mask = 0;
309
static const struct ide_port_ops piix_port_ops = {
310
.set_pio_mode = piix_set_pio_mode,
311
.set_dma_mode = piix_set_dma_mode,
312
.cable_detect = piix_cable_detect,
315
static const struct ide_port_ops ich_port_ops = {
316
.set_pio_mode = piix_set_pio_mode,
317
.set_dma_mode = piix_set_dma_mode,
318
.clear_irq = ich_clear_irq,
319
.cable_detect = piix_cable_detect,
322
#define DECLARE_PIIX_DEV(udma) \
325
.init_hwif = init_hwif_piix, \
326
.enablebits = {{0x41,0x80,0x80}, {0x43,0x80,0x80}}, \
327
.port_ops = &piix_port_ops, \
328
.pio_mask = ATA_PIO4, \
329
.swdma_mask = ATA_SWDMA2_ONLY, \
330
.mwdma_mask = ATA_MWDMA12_ONLY, \
334
#define DECLARE_ICH_DEV(mwdma, udma) \
337
.init_chipset = init_chipset_ich, \
338
.init_hwif = init_hwif_piix, \
339
.enablebits = {{0x41,0x80,0x80}, {0x43,0x80,0x80}}, \
340
.port_ops = &ich_port_ops, \
341
.pio_mask = ATA_PIO4, \
342
.swdma_mask = ATA_SWDMA2_ONLY, \
343
.mwdma_mask = mwdma, \
347
static const struct ide_port_info piix_pci_info[] __devinitdata = {
350
* MPIIX actually has only a single IDE channel mapped to
351
* the primary or secondary ports depending on the value
352
* of the bit 14 of the IDETIM register at offset 0x6c
355
.enablebits = {{0x6d,0xc0,0x80}, {0x6d,0xc0,0xc0}},
356
.host_flags = IDE_HFLAG_ISA_PORTS | IDE_HFLAG_NO_DMA,
357
.pio_mask = ATA_PIO4,
358
/* This is a painful system best to let it self tune for now */
360
/* 1: PIIXa/PIIXb/PIIX3 */
361
DECLARE_PIIX_DEV(0x00), /* no udma */
363
DECLARE_PIIX_DEV(ATA_UDMA2),
365
DECLARE_ICH_DEV(ATA_MWDMA12_ONLY, ATA_UDMA2),
367
DECLARE_ICH_DEV(ATA_MWDMA12_ONLY, ATA_UDMA4),
369
DECLARE_PIIX_DEV(ATA_UDMA4),
370
/* 6: ICH[2-6]/ICH[2-3]M/C-ICH/ICH5-SATA/ESB2/ICH8M */
371
DECLARE_ICH_DEV(ATA_MWDMA12_ONLY, ATA_UDMA5),
372
/* 7: ICH7/7-R, no MWDMA1 */
373
DECLARE_ICH_DEV(ATA_MWDMA2_ONLY, ATA_UDMA5),
377
* piix_init_one - called when a PIIX is found
378
* @dev: the piix device
379
* @id: the matching pci id
381
* Called when the PCI registration layer (or the IDE initialization)
382
* finds a device matching our IDE device tables.
385
static int __devinit piix_init_one(struct pci_dev *dev, const struct pci_device_id *id)
387
return ide_pci_init_one(dev, &piix_pci_info[id->driver_data], NULL);
391
* piix_check_450nx - Check for problem 450NX setup
393
* Check for the present of 450NX errata #19 and errata #25. If
394
* they are found, disable use of DMA IDE
397
static void __devinit piix_check_450nx(void)
399
struct pci_dev *pdev = NULL;
401
while((pdev=pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, pdev))!=NULL)
403
/* Look for 450NX PXB. Check for problem configurations
404
A PCI quirk checks bit 6 already */
405
pci_read_config_word(pdev, 0x41, &cfg);
406
/* Only on the original revision: IDE DMA can hang */
407
if (pdev->revision == 0x00)
409
/* On all revisions below 5 PXB bus lock must be disabled for IDE */
410
else if (cfg & (1<<14) && pdev->revision < 5)
414
printk(KERN_WARNING DRV_NAME ": 450NX errata present, disabling IDE DMA.\n");
416
printk(KERN_WARNING DRV_NAME ": A BIOS update may resolve this.\n");
419
static const struct pci_device_id piix_pci_tbl[] = {
420
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371FB_0), 1 },
421
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371FB_1), 1 },
422
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371MX), 0 },
423
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371SB_1), 1 },
424
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371AB), 2 },
425
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801AB_1), 3 },
426
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82443MX_1), 2 },
427
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801AA_1), 4 },
428
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82372FB_1), 5 },
429
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82451NX), 2 },
430
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801BA_9), 6 },
431
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801BA_8), 6 },
432
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801CA_10), 6 },
433
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801CA_11), 6 },
434
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801DB_11), 6 },
435
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801EB_11), 6 },
436
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801E_11), 6 },
437
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801DB_10), 6 },
438
#ifdef CONFIG_BLK_DEV_IDE_SATA
439
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801EB_1), 6 },
441
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ESB_2), 6 },
442
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ICH6_19), 6 },
443
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ICH7_21), 7 },
444
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801DB_1), 6 },
445
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ESB2_18), 7 },
446
{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ICH8_6), 6 },
449
MODULE_DEVICE_TABLE(pci, piix_pci_tbl);
451
static struct pci_driver piix_pci_driver = {
453
.id_table = piix_pci_tbl,
454
.probe = piix_init_one,
455
.remove = ide_pci_remove,
456
.suspend = ide_pci_suspend,
457
.resume = ide_pci_resume,
460
static int __init piix_ide_init(void)
463
return ide_pci_register_driver(&piix_pci_driver);
466
static void __exit piix_ide_exit(void)
468
pci_unregister_driver(&piix_pci_driver);
471
module_init(piix_ide_init);
472
module_exit(piix_ide_exit);
474
MODULE_AUTHOR("Andre Hedrick, Andrzej Krzysztofowicz");
475
MODULE_DESCRIPTION("PCI driver module for Intel PIIX IDE");
476
MODULE_LICENSE("GPL");